LDT, Decomposition-based FPGA Real-time Implementation of DOA Estimation

被引:0
|
作者
Hussain, Ahmed A. [1 ]
Tayem, Nizar [2 ]
Soliman, Abdel-Hamid [3 ]
机构
[1] Prince Mohammad Univ, Dept Elect Engn, Khobar, Saudi Arabia
[2] Texas A&M Univ, Dept Elect Engn, Commerce, TX USA
[3] Staffordshire Univ, Dept Engn, Stoke On Trent, Staffs, England
关键词
FPGAs; LDL decomposition; NI PXI platform; pipelined architecture; ALGORITHM; ESPRIT; ARRAY;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
An FPGA implementation and real-time experimental verification of proposed direction of arrival (DOA) estimation algorithm employing LDL decomposition are presented in this paper. The proposed algorithm is implemented on a Xilinx FPGA using LabVIEW software and its real-time experimental verification is performed using National Instruments (Ni) PXI platform. The proposed method has several advantages over methods based on either singular value decomposition (SVD) or eigen value decomposition (EVD). One important advantage is that LDL executes faster as it requires significantly smaller number of operations (O(n(3)/6)) compared with EVD (O(n(3))). Results from Matlab simulations and real-time experiments demonstrate the effectiveness of the proposed method. Successful FPGA compilation reports show low resource usage and faster computation time for LDL-based method compared with QR-based implementations. Performance comparison is done in terms of estimation accuracy, FPGA processing time and resource utilization.
引用
收藏
页码:1163 / 1168
页数:6
相关论文
共 50 条
  • [1] Design of a Real-Time Movement Decomposition-Based Rodent Tracker and Behavioral Analyzer Based on FPGA
    Wang, Xuecheng
    Song, Yahao
    Hou, Fengfan
    Zhang, Milin
    Richardson, Andrew G.
    Lucas, Timothy H.
    Spiegel, Jan Van der
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (09) : 1133 - 1143
  • [2] FPGA Implementation for Real-Time Empirical Mode Decomposition
    Hong, Ying-Yi
    Bao, Yu-Qing
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2012, 61 (12) : 3175 - 3184
  • [3] FPGA-Based Real-Time Implementation of Bivariate Empirical Mode Decomposition
    Qasim Waheed Malik
    Naveed ur Rehman
    Sikender Gull
    Shoaib Ehsan
    Klaus D. McDonald-Maier
    [J]. Circuits, Systems, and Signal Processing, 2019, 38 : 118 - 137
  • [4] FPGA-Based Real-Time Implementation of Bivariate Empirical Mode Decomposition
    Malik, Qasim Waheed
    Rehman, Naveed Ur
    Gull, Sikender
    Ehsan, Shoaib
    McDonald-Maier, Klaus D.
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (01) : 118 - 137
  • [5] Decomposition-based scheduling for parallel real-time tasks on multiprocessors
    Zhao, Liang
    Han, Xin
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2022, 97
  • [6] An assesment of FPGA suitability for implementation of real-time motion estimation
    Ryszko, A
    Wiatr, K
    [J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, 2001, : 364 - 367
  • [7] FPGA Implementation of Full HD Real-time Depth Estimation
    Li, Hejian
    An, Ping
    Teng, Guowei
    Zhang, Zhaoyang
    [J]. 2014 IEEE FOURTH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS BERLIN (ICCE-BERLIN), 2014, : 249 - 253
  • [8] FPGA Hardware Implementation of DOA Estimation Algorithm Employing LU Decomposition
    Hussain, Ahmed A.
    Tayem, Nizar
    Butt, Muhammad Omair
    Soliman, Abdel-Hamid
    Alhamed, Abdulrahman
    Alshebeili, Saleh
    [J]. IEEE ACCESS, 2018, 6 : 17666 - 17680
  • [9] Decomposition-Based Real-Time Scheduling of Parallel Tasks on Multicores Platforms
    Jiang, Xu
    Guan, Nan
    Long, Xiang
    Wan, Han
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2319 - 2332
  • [10] On the Decomposition-based Global EDF Scheduling of Parallel Real-Time Tasks
    Jiang, Xu
    Long, Xiang
    Guan, Nan
    Wan, Han
    [J]. PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), 2016, : 237 - 246