Yet Another MicroArchitectural Attack: Exploiting I-cache

被引:0
|
作者
Aciicmez, Onur [1 ]
机构
[1] Samsung Elect, Samsung Informat Syst Amer, San Jose, CA 95134 USA
关键词
Instruction Cache; MicroArchitectural Analysis; Modular Exponentiation; Montgomery Multiplication; RSA; Side Channel Analysis;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
MicroArchitectural Attacks (MA), which can be considered as a special form of Side-Channel Analysis, exploit microarchitectural functionalities of processor implementations and can compromise the security of computational environments even in the presence of sophisticated protection mechanisms like virtualization and sandboxing. This newly evolving research area has attracted significant interest due to the broad application range and the potentials of these attacks. Cache Analysis and Branch Prediction Analysis were the only types of MA that had been known publicly. In this paper, we introduce Instruction Cache (I-Cache) as yet another source of MA and present our experimental results which clearly prove the practicality and danger of I-Cache Attacks.
引用
收藏
页码:11 / 18
页数:8
相关论文
共 49 条
  • [1] Improvement of trace-driven I-Cache timing attack on the RSA algorithm
    Chen, CaiSen
    Wang, Tao
    Kou, YingZhan
    Chen, XiaoCen
    Li, Xiong
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 2013, 86 (01) : 100 - 107
  • [2] Yet another attack on Vest
    Delaunay, Pascal
    Joux, Antoine
    [J]. PROGRESS IN CRYPTOLOGY - AFRICACRYPT 2008, 2008, 5023 : 221 - +
  • [3] I-Cache Multi-Banking and Vertical Interleaving
    Cho, Sangyeun
    [J]. GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 14 - 19
  • [4] Yet Another Compressed Cache: A Low-Cost Yet Effective Compressed Cache
    Sardashti, Somayeh
    Seznec, Andre
    Wood, David A.
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2016, 13 (03)
  • [5] Reducing tag activities for power efficiency in I-cache memory
    Zhu Xiaoping
    Tiow, Tay Teng
    [J]. 2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2766 - 2770
  • [6] I-Cache Tag Reduction for Low Power Chip Multiprocessor
    Zheng, Long
    Dong, Mianxiong
    Guo, Song
    Guo, Minyi
    Li, Li
    [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, PROCEEDINGS, 2009, : 196 - 202
  • [7] COUNTING POLYOMINOES - YET ANOTHER ATTACK
    REDELMEIER, DH
    [J]. DISCRETE MATHEMATICS, 1981, 36 (02) : 191 - 203
  • [8] Codes reallocation and prediction for power efficiency in I-cache memory
    Zhu, XP
    Tay, TT
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 164 - 167
  • [9] HotSpot cache: Joint temporal and spatial locality exploitation for I-cache energy reduction
    Yang, CL
    Lee, CH
    [J]. ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 114 - 119
  • [10] WHOLE: A Low Energy I-Cache with Separate Way History
    Xie, Zichao
    Tong, Dong
    Cheng, Xu
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 137 - 143