Modeling, Analysis, and Design for Noise Suppression Using Embedded Planar Capacitors in Multilayered Printed Circuit Boards

被引：8
|
作者：
Zhang, Mu-Shui [1 ]
Tan, Hong-Zhou [1 ]
Mao, Jun-Fa [2 ]
机构：
[1] Sun Yat Sen Univ, Dept Elect & Commun Engn, Sch Informat Sci & Technol, Guangzhou Higher Educ Mega Ctr, Guangzhou 510006, Guangdong, Peoples R China
[2] Shanghai Jiao Tong Univ, Key Lab, Minist Educ China, Res Design & Electromagnet Compatibil High Speed, Shanghai 200240, Peoples R China
来源：
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2014年 / 4卷 / 05期
关键词：
Electromagnetic bandgap (EBG) structure; embedded capacitor; power noise suppression; printed circuit board (PCB); POWER-BUS; IMPEDANCE; NETWORKS;
D O I：
10.1109/TCPMT.2013.2296296
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper, an accurate and fast method is presented for the modeling, analysis, and design of the power noise suppression using embedded planar capacitors in high-speed multilayered printed circuit boards (PCBs). Two main contributions of this paper are: 1) an ideal AC short circuit model is proposed to simplify the stopband analysis and a physics-based formula is derived for accurate stopband estimation and 2) a physics-based equivalent circuit modeling method is introduced for the fast estimation of noise suppression level in complicated multilayered structures. The results are verified by simulation and measurement. Our method changes the analysis of complicated multiple plane pairs into single plane pair, which can greatly simplify the design process of embedded planar capacitors in complicated multilayered PCBs.
引用
收藏
页码：882 / 891
页数：10
相关论文
共 50 条
  • [1] Noise Suppression Sheet Embedded in Printed Circuit Boards
    Chata'ni, Kenichi
    Igarashi, Toshiyuki
    Kondo, Koichi
    Ikeda, Masashi
    [J]. PROCEEDINGS OF THE 2024 IEEE JOINT INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY: EMC JAPAN/ASIAPACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, EMC JAPAN/APEMC OKINAWA 2024, 2024, : 216 - 219
  • [2] Evaluation of Noise Suppression Sheet Embedded in Printed Circuit Boards
    ni, Ken 'ichi Chata'
    Igarashi, Toshiyuki
    Ikeda, Masashi
    [J]. 2023 IEEE INTERNATIONAL MAGNETIC CONFERENCE, INTERMAG, 2023,
  • [3] Embedded capacitors technology in printed circuit boards
    Wu, Chi-Ying
    [J]. 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 127 - 130
  • [4] Power Noise Suppression Using Power-and-Ground Via Pairs in Multilayered Printed Circuit Boards
    Zhang, Mu-Shui
    Mao, Jun-Fa
    Long, Yun-Liang
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (03): : 374 - 385
  • [5] Analysis of Long-Term Stability of Capacitors Embedded in Printed Circuit Boards
    Klossowicz, A.
    Winiarski, P.
    Zawierta, M.
    Steplewski, W.
    Dziedzic, A.
    [J]. PROCEEDINGS OF THE 2014 37TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY (ISSE) - ADVANCES IN ELECTRONIC SYSTEM INTEGRATION, 2014, : 476 - 481
  • [6] Thin film capacitors embedded into high density printed circuit boards
    Kingon, AI
    Kim, TY
    Vilarinho, P
    Maria, JP
    Crosswell, RT
    [J]. 2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 448 - 451
  • [7] Thin films of embedded capacitors for multichip modules and printed circuit boards
    Lin, WY
    Huang, H
    Yang, F
    Hunt, AT
    Schmitt, JJ
    Kim, JY
    Rymaszewski, EJ
    [J]. 1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 516 - 520
  • [8] Low-Temperature Properties of Capacitors Embedded into Printed Circuit Boards
    Dziedzic, Andrzej
    Swietlik, Tomasz
    Winiarski, Pawel
    [J]. 2015 38TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY (ISSE 2015), 2015, : 541 - 546
  • [9] Improvements in noise suppression for I/O circuits using embedded planar capacitors
    Muthana, Prathap
    Srinivasan, Krishna
    Engin, Arif Ege
    Swaminathan, Madhavan
    Tummala, Rao
    Sundaram, Venkatesh
    Wiedenman, Boyd
    Amey, Daniel I.
    Dietz, Karl H.
    Banerji, Sounak
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (02): : 234 - 245
  • [10] Characterization and modeling of a new via structure in multilayered printed circuit boards
    Kwon, DH
    Kim, J
    Kim, KH
    Choi, SC
    Lim, JH
    Park, JH
    Choi, L
    Wang, SW
    Lee, SH
    [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2003, 26 (02): : 483 - 489
12345