A Multi-core architecture for a hybrid information system

被引:5
|
作者
Hamid, Norhazlina [1 ]
Chang, Victor [2 ]
Walters, Robert John [3 ]
Wills, Gary Brian [3 ]
机构
[1] Malaysian Govt, Perdana Putra, Malaysia
[2] Xian Jiaotong Liverpool Univ, IBSS, Suzhou, Peoples R China
[3] Univ Southampton, Sch Elect & Comp Sci, Southampton SO17 1BJ, Hants, England
关键词
Multi-core architecture for a HIS system (MCAHS); Multi-core clusters; Latency and message latency for clusters; Quality; reliability and resilience (QRR) for HIS systems; BIG DATA; CLOUD; PERFORMANCE; NETWORKS; MODEL; CHIP;
D O I
10.1016/j.compeleceng.2017.12.020
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper demonstrates our proposed Multi-core architecture for a hybrid information system (HIS) with the related work, system design, theories, experiments, analysis and discussion presented. Different designs on clusters, communication between different types of chips and clusters and network queuing methods have been described. Our aim is to achieve quality, reliability and resilience and to demonstrate it, our emphasis is on latency with messages communicated in our system - understand how it happens, what can trigger its increase, and then experiment with different types of focuses, including under Store-and-Forward Flow Control method, Wormhole flow control method, cluster size and message size to get a better understanding. Our analysis allows us to reduce latency and avoid its sharp increase. We justify our research contributions, particularly in the area of "traffic analysis and management" and "performance analysis of transmission control" of the HIS systems. (C) 2017 Elsevier Ltd. All rights reserved.
引用
收藏
页码:852 / 864
页数:13
相关论文
共 50 条
  • [1] Hybrid Multi-Core Recurrent Architecture Approbation on FPGA
    Stepchenkov, Yury
    Shikunov, Yury
    Morozov, Nikolai
    Orlov, Georgy
    Khilko, Dmitry
    [J]. PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1705 - 1708
  • [2] A Hardware and Thermal Analysis of DVFS in a Multi-Core System with Hybrid WNoC Architecture
    Gade, Harsha
    Mondal, Hemanta Kumar
    Deb, Sujay
    [J]. 2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 117 - 122
  • [3] Research on Multi-core Heterogeneous Operating System Architecture
    Rong, Zhou
    [J]. 2014 SIXTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA), 2014, : 516 - 519
  • [4] Consideration on an Operating System for Heterogeneous Multi-Core Architecture
    Nakagawa, Gaku
    Oikawa, Shuichi
    [J]. 2012 INTERNATIONAL CONFERENCE ON FUTURE INFORMATION TECHNOLOGY AND MANAGEMENT SCIENCE & ENGINEERING (FITMSE 2012), 2012, 14 : 208 - 212
  • [5] A Hyperscalar Multi-core Architecture
    Chiu, Jih-Ching
    Chou, Yu-Liang
    Su, Ding-Siang
    [J]. PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), 2010, : 77 - 78
  • [6] Energy-Efficient Partitioning of Hybrid Caches in Multi-Core Architecture
    Lee, Dongwoo
    Choi, Kiyoung
    [J]. 2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
  • [7] Energy-Efficient Partitioning of Hybrid Caches in Multi-core Architecture
    Lee, Dongwoo
    Choi, Kiyoung
    [J]. VLSI-SOC: INTERNET OF THINGS FOUNDATIONS, 2015, 464 : 58 - 74
  • [8] System Architecture of Godson-3 Multi-Core Processors
    Gao, Xiang
    Chen, Yun-Ji
    Wang, Huan-Dong
    Tang, Dan
    Hu, Wei-Wu
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2010, 25 (02): : 181 - 191
  • [9] A Scalability Analysis of the Symmetric Multiprocessing Architecture in Multi-Core System
    Yuan Qingbo
    Bao Yungang
    Chen Mingyu
    Sun Ninghui
    [J]. NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, 2009, : 231 - 234
  • [10] System Architecture of Godson-3 Multi-Core Processors
    高翔
    陈云霁
    王焕东
    唐丹
    胡伟武
    [J]. Journal of Computer Science & Technology, 2010, 25 (02) : 181 - 191