Design and evaluation of a multimedia computing architecture based on a 3D graphics pipeline

被引:1
|
作者
Chung, CY [1 ]
Managuli, RA [1 ]
Kim, Y [1 ]
机构
[1] Univ Washington, Seattle, WA 98195 USA
关键词
D O I
10.1109/ASAP.2002.1030723
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the innovation and integration of media objects in multimedia applications, the importance of architectural support for different types of media objects, e.g., image, video and graphics, in one platform has significantly increased. While several approaches based on vector or VLIW architectures, e.g., Vector-IRAM and Imagine, have been pursued, they are not as effective as dedicated graphics pipelines for high-performance 3D graphics. We have explored a new programmable computing architecture based on a 3D graphics pipeline, which utilizes dedicated hardware resources in the 3D graphics pipeline for other types of multimedia computing. Adding programmable flexibility to a graphics pipeline for texture mapping has proven to be effective, e.g., Pixel Shader. However, due to the diversity of imaging and video processing applications, there are several challenges associated with converting a fixed graphics pipeline to a flexible multimedia computing engine. In this paper, we identify the additional architectural requirements, introduce the proposed architecture with extension details, and present the results of the performance evaluation. With cycle-accurate simulation of several benchmark functions, we have verified that the proposed architecture outperforms a modem powerful mediaprocessor in imaging and video processing by a factor of 1.3 to 7.5. The 3D graphics performance would not change much because the additional pipeline stages for the extension result in longer pipeline latency but similar throughout.
引用
收藏
页码:243 / 252
页数:10
相关论文
共 50 条
  • [1] MULTIMEDIA BOARD ACCELERATES 3D GRAPHICS
    NASS, R
    ELECTRONIC DESIGN, 1995, 43 (19) : 165 - 166
  • [2] CUSTOM VLSI IN THE 3D GRAPHICS PIPELINE
    THAYER, LJ
    HEWLETT-PACKARD JOURNAL, 1989, 40 (06): : 74 - 77
  • [3] A Parallel Implementation of 3D Graphics Pipeline
    Fu, Wenjiong
    Li, Tao
    Zhang, Yuxiang
    ADVANCES IN NATURAL COMPUTATION, FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY, ICNC-FSKD 2022, 2023, 153 : 1346 - 1354
  • [4] A PROCESSOR ARCHITECTURE FOR 3D GRAPHICS
    WANG, YU
    MANGASER, A
    SRINIVASAN, P
    IEEE COMPUTER GRAPHICS AND APPLICATIONS, 1992, 12 (05) : 96 - 105
  • [5] Communication in componentized 3D graphics multimedia systems
    Milér, V
    Hudec, B
    WSCG'2003 POSTER PROCEEDINGS, 2003, : 85 - 88
  • [6] A DCC pipeline for native 3D graphics in browsers
    Ulbrich, Christian
    Lehmann, Claus
    WEB3D 2012, 2012, : 175 - 178
  • [7] FPGA IMPLEMENTATION OF A SIMPLE 3D GRAPHICS PIPELINE
    Kasik, Vladimir
    Kurecka, Ales
    ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2015, 13 (01) : 39 - 47
  • [8] A graphics pipeline for making 3D as cool as text
    Thomas, M
    COMPUTER GRAPHICS-US, 2004, 38 (01): : 22 - 25
  • [9] A DATA FLOW ARCHITECTURE FOR 3D GRAPHICS
    NOCAR, J
    ELECTRONIC ENGINEERING, 1988, 60 (744): : 35 - 39
  • [10] A pixel pipeline architecture with selective z-test scheme for 3D graphics processors
    Park, Jinhong
    Kim, Il-San
    Park, Woo-Chan
    Park, Yong-Jin
    Han, Tack-Don
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (03) : 373 - 380