High Performance Data Analysis via Coordinated Caches

被引:2
|
作者
Fischer, M. [1 ]
Metzlaff, C. [1 ]
Kuehn, E. [1 ]
Giffels, M. [1 ]
Quast, G. [1 ]
Jung, C. [1 ]
Hauth, T. [1 ]
机构
[1] Karlsruhe Inst Technol, Kaiserstr 12, D-76131 Karlsruhe, Germany
关键词
D O I
10.1088/1742-6596/664/9/092008
中图分类号
O57 [原子核物理学、高能物理学];
学科分类号
070202 ;
摘要
With the second run period of the LHC, high energy physics collaborations will have to face increasing computing infrastructural needs. Opportunistic resources are expected to absorb many computationally expensive tasks, such as Monte Carlo event simulation. This leaves dedicated HEP infrastructure with an increased load of analysis tasks that in turn will need to process an increased volume of data. In addition to storage capacities, a key factor for future computing infrastructure is therefore input bandwidth available per core. Modern data analysis infrastructure relies on one of two paradigms: data is kept on dedicated storage and accessed via network or distributed over all compute nodes and accessed locally. Dedicated storage allows data volume to grow independently of processing capacities, whereas local access allows processing capacities to scale linearly. However, with the growing data volume and processing requirements, HEP will require both of these features. For enabling adequate user analyses in the future, the KIT CMS group is merging both paradigms: popular data is spread over a local disk layer on compute nodes, while any data is available from an arbitrarily sized background storage. This concept is implemented as a pool of distributed caches, which are loosely coordinated by a central service. A Tier 3 prototype cluster is currently being set up for performant user analyses of both local and remote data.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Timing analysis for data caches and set-associative caches
    White, RT
    Mueller, F
    Healy, CA
    Whalley, DB
    Harmon, MG
    [J]. THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 1997, : 192 - 202
  • [2] Towards coordinated data management for high-performance distributed multimedia content analysis
    Giacomin, Pierpaolo
    Bassi, Alessandro
    Seinstra, Frank J.
    Kielmann, Thilo
    [J]. GRID COMPUTING: ACHIEVEMENTS AND PROSPECTS, 2008, : 133 - +
  • [3] Improving the Performance Predictability of Faulty Data Caches
    Mavropoulos, Michail
    Keramidas, Georgios
    Nikolos, Dimitris
    [J]. 2024 19TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE, EDCC, 2024, : 123 - 130
  • [4] Improving the Performance of Block-based DRAM Caches Via Tag-Data Decoupling
    Hameed, Fazal
    Khan, Asif Ali
    Castrillon, Jeronimo
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (11) : 1914 - 1927
  • [5] Reducing Performance Impact of Process Variation For Data Caches
    Kadayif, Ismail
    Tuncer, Kadir
    [J]. 2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 380 - 384
  • [6] Silent Data Corruption and Reliability Risks due to Faults Affecting High Performance Microprocessors' Caches*
    Omana, M.
    Manfredi, A.
    Metra, C.
    Locatelli, R.
    Chiavacci, M.
    Petrucci, S.
    [J]. 2024 IEEE 30TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN, IOLTS 2024, 2024,
  • [7] Customized placement for high performance embedded processor caches
    Ramaswamy, Subramanian
    Yalamanchili, Sudhakar
    [J]. ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2007, PROCEEDINGS, 2007, 4415 : 69 - +
  • [8] A High Performance Memory Database for Web Application Caches
    Voras, Ivan
    Basch, Danko
    Zagar, Mario
    [J]. 2008 IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 2008, : 157 - 162
  • [9] DESIGNING HIGH-PERFORMANCE INSTRUCTION CACHES IN VLSI
    BORMANS, JEHM
    WITHAGEN, WJ
    BUDZELAAR, FPM
    STEVENS, MPJ
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 135 - 142
  • [10] Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties
    Hwang, Yuan-Shin
    Li, Jia-Jhe
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2007, 4 (01) : 6