Sensor-Based Approximate Adder Design for Accelerating Error-Tolerant and Deep-Learning Applications

被引:0
|
作者
Huang, Ning-Chi [1 ]
Chen, Szu-Ying [1 ]
Wu, Kai-Chiang [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan
关键词
PERFORMANCE OPTIMIZATION; TELESCOPIC UNITS; PARADIGM;
D O I
10.23919/date.2019.8714949
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Approximate computing is an emerging strategy which trades computational accuracy for computational cost in terms of performance, energy, and/or area. In this paper, we propose a novel sensor-based approximate adder for high-performance energy-efficient arithmetic computation, while considering the accuracy requirement of error-tolerant applications. This is the first work using in-situ sensors for approximate adder design, based on monitoring online transition activity on the carry chain and speculating on carry propagation/truncation. On top of a fully-optimized ripple-carry adder, the performance of our adder is enhanced by 2.17X. When applied in error-tolerant applications such as image processing and handwritten digit recognition, our approximate adder leads to very promising quality of results compared to the case when an accurate adder is used.
引用
收藏
页码:692 / 697
页数:6
相关论文
共 50 条
  • [1] Accelerating error-tolerant applications with approximate function reuse
    Brandalero, Marcelo
    da Silveira, Leonardo Almeida
    Souza, Jeckson Dellagostin
    Schneider Beck, Antonio Carlos
    [J]. SCIENCE OF COMPUTER PROGRAMMING, 2018, 165 : 54 - 67
  • [2] Design and Analysis of Approximate Multipliers For Error-Tolerant Applications
    Pandey, Anirudha
    Reddy, Manikantta K.
    Yadav, Praveen
    Kumar, Nithin Y. B.
    Vasantha, M. H.
    [J]. 2018 IEEE 4TH INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2018), 2018, : 94 - 97
  • [3] On the Design of Approximate Restoring Dividers for Error-Tolerant Applications
    Chen, Linbin
    Han, Jie
    Liu, Weiqiang
    Lombardi, Fabrizio
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (08) : 2522 - 2533
  • [4] Exact and Approximate Squarers for Error-Tolerant Applications
    Chen, Ke
    Xu, Chenyu
    Waris, Haroon
    Liu, Weiqiang
    Montuschi, Paolo
    Lombardi, Fabrizio
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (07) : 2120 - 2126
  • [5] Design of Majority Logic-Based Approximate Booth Multipliers for Error-Tolerant Applications
    Zhang, Tingting
    Jiang, Honglan
    Mo, Hai
    Liu, Weiqiang
    Lombardi, Fabrizio
    Liu, Leibo
    Han, Jie
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2022, 21 : 81 - 89
  • [6] Time redundancy and gate sizing soft error-tolerant based adder design
    El-Maleh, Aiman H.
    Bin Talib, Ghashmi H.
    [J]. INTEGRATION-THE VLSI JOURNAL, 2021, 78 : 49 - 59
  • [7] ASCache: An Approximate SSD Cache for Error-Tolerant Applications
    Li, Fei
    Lu, Youyou
    Wu, Zhongjie
    Shu, Jiwu
    [J]. PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [8] Majority logic based area-delay efficient 1-bit approximate adder for error-tolerant applications
    Parameshwara, M. C.
    Maroof, Naeem
    Khan, Angshuman
    [J]. ENGINEERING RESEARCH EXPRESS, 2022, 4 (02):
  • [9] Design and Evaluation of Approximate Logarithmic Multipliers for Low Power Error-Tolerant Applications
    Liu, Weiqiang
    Xu, Jiahua
    Wang, Danye
    Wang, Chenghua
    Montuschi, Paolo
    Lombardi, Fabrizio
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (09) : 2856 - 2868
  • [10] Design of Approximate Booth Squarer for Error-Tolerant Computing
    Manikantta Reddy, K.
    Vasantha, M. H.
    Nithin Kumar, Y. B.
    Dwivedi, Devesh
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (05) : 1230 - 1241