Logic protocol takes advantage of active memory bus terminator to speed data transfers

被引：0
|
作者：
Nass, R
机构：
来源：
ELECTRONIC DESIGN | 1997年 / 45卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：132 / 132
页数：1
相关论文
共 7 条
  • [1] Data Bus Inversion in High-Speed Memory Applications
    Hollis, Timothy M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (04) : 300 - 304
  • [2] High-speed, high-bandwidth DRAM memory bus with crosstalk transfer logic (XTL) interface
    Osaka, H
    Komatsu, T
    Hatano, S
    Wada, T
    HOT INTERCONNECTS 9, 2001, : 63 - 67
  • [3] Measuring the Speed of Data Exchange in Memory Cards Using Programmable Logic Integrated Circuits
    E. V. Kostikova
    S. A. Seliverstov
    Ya. A. Seliverstov
    Sh. S. Fahmi
    Measurement Techniques, 2019, 62 : 23 - 30
  • [4] Measuring the Speed of Data Exchange in Memory Cards Using Programmable Logic Integrated Circuits
    Kostikova, E. V.
    Seliverstov, S. A.
    Seliverstov, Ya. A.
    Fahmi, Sh. S.
    MEASUREMENT TECHNIQUES, 2019, 62 (01) : 23 - 30
  • [5] Correction to: “Measuring the Speed of Data Exchange in Memory Cards Using Programmable Logic Integrated Circuits”
    E. V. Kostikova
    S. A. Seliverstov
    Ya. A. Seliverstov
    Sh. S. Fahmi
    Measurement Techniques, 2020, 62 : 1008 - 1008
  • [6] Single-Ended PAM-4 Transmitters With Data Bus Inversion and ZQ Calibration for High-Speed Memory Interfaces
    Kim, Seongcheol
    Sim, Jincheol
    Choi, Yoonjae
    Choi, Jonghyuck
    Kwon, Youngwook
    Park, Seungwoo
    Sim, Changmin
    So, Junseob
    Park, Taehyeong
    Kim, Chulwoo
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (10) : 3432 - 3443
  • [7] Measuring the Speed of Data Exchange in Memory Cards Using Programmable Logic Integrated Circuits (vol 62, pg 23, 2019)
    Kostikova, E. V.
    Seliverstov, S. A.
    Seliverstov, Ya. A.
    Fahmi, Sh. S.
    MEASUREMENT TECHNIQUES, 2020, 62 (11) : 1008 - 1008
1