共 50 条
- [1] A tool for design exploration and power optimization of CMOS RF circuits blocks [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2961 - +
- [2] Technique for reducing power consumption in CMOS circuits [J]. ELECTRONICS LETTERS, 1997, 33 (06) : 485 - 486
- [4] MINIMIZING POWER-CONSUMPTION IN DIGITAL CMOS CIRCUITS [J]. PROCEEDINGS OF THE IEEE, 1995, 83 (04) : 498 - 523
- [6] CMOS RF design - The low power dimension [J]. PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 161 - 166
- [8] Power consumption of static and dynamic CMOS circuits: A comparative study [J]. 1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 425 - 427
- [9] GAAS ARRAYS OUTPERFORM FAST CMOS CIRCUITS AT LOWER POWER [J]. ELECTRONIC DESIGN, 1995, 43 (21) : 139 - 140
- [10] Lower-power logic synthesis of the combinational CMOS circuits [J]. VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2014, 28 (03): : 89 - 98