Lower Power Design for UHF RF CMOS Circuits Based on the Power Consumption Acuity

被引:0
|
作者
Niu Xiang-jie [1 ]
Li Hua [2 ]
机构
[1] Beijing Univ Agr, Sch Comput & Informat Engn, Beijing 102206, Peoples R China
[2] Beijing Univ Agr, Sch Econ & Management, Beijing 102206, Peoples R China
关键词
TAGS;
D O I
10.1155/2014/512398
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Excessive energy consumption of UHF tag is the bottleneck of energy saving in its wide range of applications. To address this issue, a lower power design for UHF RF CMOS circuits based on power consumption acuity is proposed in this paper. Through in-depth analysis of the static and dynamic power generation principle of UHF RF circuits in the work, the power consumption acuity can be calculated by using the correlation of circuit power and input vector. Subsequently, under the guide of this acuity, the UHF RF CMOS circuits with better energy saving can be designed. Furthermore, according to the performance indicators of EPC CIG2 UHF RFID in UHF identification, the corresponding circuit is designed and implemented. The test results show that the design of UHF RF circuit based on the acuity of power consumption can reduce 35%-40% power consumption.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] A tool for design exploration and power optimization of CMOS RF circuits blocks
    Barboni, Leonardo
    Fiorelli, Rafaella
    Silveira, Fernando
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2961 - +
  • [2] Technique for reducing power consumption in CMOS circuits
    Girard, P
    Landrault, C
    Pravossoudovitch, S
    Severac, D
    [J]. ELECTRONICS LETTERS, 1997, 33 (06) : 485 - 486
  • [3] CMOS RF Power Amplifier for UHF Stationary RFID Reader
    Joo, Taehwan
    Lee, Hongtak
    Shim, Sunbo
    Hong, Songcheol
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2010, 20 (02) : 106 - 108
  • [4] MINIMIZING POWER-CONSUMPTION IN DIGITAL CMOS CIRCUITS
    CHANDRAKASAN, AP
    BRODERSEN, RW
    [J]. PROCEEDINGS OF THE IEEE, 1995, 83 (04) : 498 - 523
  • [5] Design and optimization of CMOS RF power amplifiers
    Gupta, R
    Ballweber, BM
    Allstot, DJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (02) : 106 - 175
  • [6] CMOS RF design - The low power dimension
    Huang, QT
    [J]. PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 161 - 166
  • [7] Design and Evaluation of Low Power CMOS Based Schmitt Trigger Circuits
    Maniteja N.
    Sahithi K.
    Neelima K.
    Meruva K.R.
    [J]. Russian Microelectronics, 2023, 52 (06) : 556 - 564
  • [8] Power consumption of static and dynamic CMOS circuits: A comparative study
    Macii, E
    Poncino, M
    [J]. 1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 425 - 427
  • [9] GAAS ARRAYS OUTPERFORM FAST CMOS CIRCUITS AT LOWER POWER
    BURSKY, D
    [J]. ELECTRONIC DESIGN, 1995, 43 (21) : 139 - 140
  • [10] Lower-power logic synthesis of the combinational CMOS circuits
    Cheremisinova, Ludmila D.
    [J]. VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2014, 28 (03): : 89 - 98