Run-time adaptive Flexible Instruction Processors

被引：0
|
作者：
Seng, S
Luk, W
Cheung, PYK
机构：
[1] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London, England
[2] Univ London Imperial Coll Sci Technol & Med, Dept EEE, London, England
来源：
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM | 2002年 / 2438卷
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper explores run-time adaptation of Flexible Instruction Processors (FIPs), a method for parametrising descriptions and development of instruction processors. The run-time adaptability of a FIP system allows it to evolve to suit the requirements of the user, by requesting automatic refinement based on instruction usage patterns. The techniques and tools that we have developed include: (a) a run-time environment that manages the reconfiguration of the FIP so that it can execute a given application as efficiently as possible; (b) mechanisms to accumulate run-time metrics, and analysis of the metrics to allow the run-time environment to request for automatic refinements; (c) techniques to automatically customise a FIP to an application.
引用
收藏
页码：545 / 555
页数：11
相关论文
共 50 条
  • [1] Efficient management of custom instructions for run-time reconfigurable instruction set processors
    Lam, Siew-Kei
    Krishnan, Bharathi N.
    Srikanthan, Thambipillai
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, : 261 - +
  • [2] Run-Time Instruction Replication for Permanent and Soft Error Mitigation in VLIW Processors
    Psiakis, Rafail
    Kritikakou, Angeliki
    Sentieys, Olivier
    [J]. 2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, : 321 - 324
  • [3] Run-time versus compile-time instruction scheduling in superscalar (RISC) processors: Performance and tradeoffs
    Leung, A
    Palem, KV
    Ungureanu, C
    [J]. 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1996, : 215 - 224
  • [4] Customising processors: Design-time and run-time opportunities
    Luk, W
    [J]. COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2004, 3133 : 49 - 58
  • [5] A Run-Time Adaptive Multiprocessor System
    Rutzig, Mateus Beck
    Beck, Antonio Carlos S.
    Carro, Luigi
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1664 - 1667
  • [6] mRTS: Run-Time System for Reconfigurable Processors with Multi-Grained Instruction-Set Extensions
    Ahmed, Waheed
    Shafique, Muhammad
    Bauer, Lars
    Henkel, Joerg
    [J]. 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1554 - 1559
  • [7] Run-time adaptive cache management
    Johnson, TL
    Connors, DA
    Hwu, WMW
    [J]. PROCEEDINGS OF THE THIRTY-FIRST HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL VII: SOFTWARE TECHNOLOGY TRACK, 1998, : 774 - 775
  • [8] Run-time versus compile-time instruction scheduling in superscalar (RISC) processors: Performance and trade-off
    Leung, A
    Palem, KV
    Ungureanu, C
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1997, 45 (01) : 13 - 28
  • [9] Run-time support for adaptive heavyweight services
    Lopez, JC
    O'Hallaron, DR
    [J]. LANGUAGES, COMPILERS, AND RUN-TIME SYSTEMS FOR SCALABLE COMPUTERS, 2000, 1915 : 221 - 234
  • [10] Adaptive Run-time Prediction in Heterogeneous Environments
    Glasner, Christian
    Volkert, Jens
    [J]. HPDC'09: 18TH ACM INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING, 2009, : 61 - 62
12345