Vertical short-channel MoS2 field-effect transistors

被引:0
|
作者
Tian Jin-Peng [1 ,2 ]
Wang Shuo-Pei [3 ]
Shi Dong-Xia [1 ,2 ]
Zhang Guang-Yu [1 ,2 ,3 ]
机构
[1] Chinese Acad Sci, Inst Phys, Beijing 100190, Peoples R China
[2] Univ Chinese Acad Sci, Sch Phys Sci, Beijing 100190, Peoples R China
[3] Songshan Lake Mat Lab, Dongguan 523808, Peoples R China
基金
中国国家自然科学基金;
关键词
two-dimensional materials; MoS2; field effect transistor; short channel effect; 2-DIMENSIONAL MATERIALS; DRAIN;
D O I
10.7498/aps.71.20220738
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Field effect transistors (FETs) based on two-dimensional (2D) materials have great potential applications in very large-scale integration technology, and high-performance short channel 2D semiconductor FETs are essential. Owing to the difficulty in obtaining channel lengths below 10 nm for 2D materials, there are few stable methods of fabricating short channel 2D semiconductor FETs. Here we report a method of stably fabricating vertical short-channel MoS2 FETs by using graphene as the contact material and h-BN as the spacer. The 8-nm spacer transistor exhibits good switching characteristics. The on/off ratio is greater than 10(7) and the off-state current is less than 100 fA/mu m under different source-drain voltages, which are immune well to the direct source-to-drain tunneling effect. This method can be used to rapidly screen two-dimensional materials that are immune to short-channel effects and also are suitable for the fabrication of high-performance FETs.
引用
收藏
页数:6
相关论文
共 24 条
  • [1] Graphene and two-dimensional materials for silicon technology
    Akinwande, Deji
    Huyghebaert, Cedric
    Wang, Ching-Hua
    Serna, Martha I.
    Goossens, Stijn
    Li, Lain-Jong
    Wong, H. -S. Philip
    Koppens, Frank H. L.
    [J]. NATURE, 2019, 573 (7775) : 507 - 518
  • [2] An Ultra-Short Channel Monolayer MoS2 FET Defined By the Curvature of a Thin Nanowire
    Cao, Wei
    Liu, Wei
    Kang, Jiahao
    Banerjee, Kaustav
    [J]. IEEE ELECTRON DEVICE LETTERS, 2016, 37 (11) : 1497 - 1500
  • [3] Chhowalla M, 2016, NAT REV MATER, V1, DOI [10.1038/natrevmats.2016.52, 10.1038/natrevmats2016.52]
  • [4] Transistors based on two-dimensional materials for future integrated circuits
    Das, Saptarshi
    Sebastian, Amritanand
    Pop, Eric
    McClellan, Connor J.
    Franklin, Aaron D.
    Grasser, Tibor
    Knobloch, Theresia
    Illarionov, Yury
    Penumatcha, Ashish V.
    Appenzeller, Joerg
    Chen, Zhihong
    Zhu, Wenjuan
    Asselberghs, Inge
    Li, Lain-Jong
    Avci, Uygar E.
    Bhat, Navakanta
    Anthopoulos, Thomas D.
    Singh, Rajendra
    [J]. NATURE ELECTRONICS, 2021, 4 (11) : 786 - 799
  • [5] MoS2 transistors with 1-nanometer gate lengths
    Desai, Sujay B.
    Madhvapathy, Surabhi R.
    Sachid, Angada B.
    Llinas, Juan Pablo
    Wang, Qingxiao
    Ahn, Geun Ho
    Pitner, Gregory
    Kim, Moon J.
    Bokor, Jeffrey
    Hu, Chenming
    Wong, H. -S. Philip
    Javey, Ali
    [J]. SCIENCE, 2016, 354 (6308) : 99 - 102
  • [6] Fiori G, 2014, NAT NANOTECHNOL, V9, P768, DOI [10.1038/nnano.2014.207, 10.1038/NNANO.2014.207]
  • [7] Ultrashort Vertical-Channel van der Waals Semiconductor Transistors
    Jiang, Jinbao
    Doan, Manh-Ha
    Sun, Linfeng
    Kim, Hyun
    Yu, Hua
    Joo, Min-Kyu
    Park, Sang Hyun
    Yang, Heejun
    Duong, Dinh Loc
    Lee, Young Hee
    [J]. ADVANCED SCIENCE, 2020, 7 (04)
  • [8] Observation of source-to-drain direct tunneling current in 8 nm gate electrically variable shallow junction metal-oxide-semiconductor field-effect transistors
    Kawaura, H
    Sakamoto, T
    Baba, T
    [J]. APPLIED PHYSICS LETTERS, 2000, 76 (25) : 3810 - 3812
  • [9] Direct tunneling from source to drain in nanometer-scale silicon transistors
    Kawaura, H
    Baba, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (2A): : 351 - 357
  • [10] Lingming Y, 2014, 2014 S VLSI TECHN DI, P1