共 50 条
- [1] A Modified Selective Harmonic Elimination Method for Balancing Capacitor Voltage in Modular Multilevel Converter [J]. 2017 1ST IEEE INTERNATIONAL CONFERENCE ON ENVIRONMENT AND ELECTRICAL ENGINEERING AND 2017 17TH IEEE INDUSTRIAL AND COMMERCIAL POWER SYSTEMS EUROPE (EEEIC / I&CPS EUROPE), 2017,
- [2] Modified capacitor voltage balancing sorting algorithm for modular multilevel converter [J]. JOURNAL OF ENGINEERING-JOE, 2019, (16): : 3315 - 3319
- [3] Capacitor Voltage Balancing Method for Modular Multilevel Converter with Flying Capacitor Submodules [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2017, : 60 - 65
- [4] A Modified Submodule Voltage Balancing Method of Modular Multilevel Converter [J]. 2014 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE AND EXPO (ITEC) ASIA-PACIFIC 2014, 2014,
- [5] Capacitor Voltage Balancing Control Method for Modular Multilevel Converter Applicable for FPGA [J]. Dianli Xitong Zidonghua/Automation of Electric Power Systems, 2019, 43 (08): : 167 - 173
- [6] Control Strategy for Balancing Capacitor Voltage of Modular Multilevel Converter [J]. 2014 17TH INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS), 2014, : 2460 - 2464
- [8] An Optimization Algorithm of Capacitor Voltage Balancing in Modular Multilevel Converter [J]. 2018 INTERNATIONAL CONFERENCE ON POWER SYSTEM TECHNOLOGY (POWERCON), 2018, : 2533 - 2537
- [9] Novel Capacitor Voltage Balancing Algorithm for Modular Multilevel Converter [J]. IECON 2014 - 40TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2014, : 4697 - 4701