Performance comparison of dynamic voltage scaling algorithms for hard real-time systems

被引：73
|
作者：
Kim, W [1 ]
Shin, D [1 ]
Yun, HS [1 ]
Kim, J [1 ]
Min, SL [1 ]
机构：
[1] Seoul Natl Univ, Sch Engn & Comp Sci, Seoul 151742, South Korea
来源：
EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS | 2002年
关键词：
D O I：
10.1109/RTTAS.2002.1137397
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Dynamic voltage scaling (DVS) is an effective low-power design technique for embedded real-time systems. In recent years, many DVS algorithms have been proposed for reducing the energy consumption of embedded hard real-time systems. However, the proposed DVS algorithms were not quantitatively evaluated under a unified framework, making it a difficult task to select an appropriate DVS algorithm for a given application/system. In this paper we compare several key DVS algorithms recently proposed for hard real-time periodic task sets, analyze their energy efficiency, and discuss the performance differences quantitatively. Our evaluation results give quantitative answers to several important DVS questions.
引用
收藏
页码：219 / 228
页数：10
相关论文
共 50 条
  • [1] Performance Evaluation of Dynamic Voltage Scaling Algorithms for Hard Real-Time Systems
    Kim, Woonseok
    Shin, Dongkun
    Yun, Han-Saem
    Kim, Jihong
    Min, Sang Lyul
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (03) : 207 - 216
  • [2] An integrated approach for applying dynamic voltage scaling to hard real-time systems
    Liu, YB
    Mok, AK
    [J]. 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 2003, : 116 - 123
  • [3] A dynamic voltage scaling algorithm for energy reduction in hard real-time systems
    Culver, Van R.
    Khatri, Sunil P.
    [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 842 - 845
  • [4] Preemption-aware dynamic voltage scaling in hard real-time systems
    Kim, W
    Kim, J
    Min, SL
    [J]. ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 393 - 398
  • [5] Network flow techniques for dynamic voltage scaling in hard real-time systems
    Swaminathan, V
    Chakrabarty, K
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (10) : 1385 - 1398
  • [6] Generalized network flow techniques for dynamic voltage scaling in hard real-time systems
    Swaminathan, V
    Chakrabarty, K
    [J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 21 - 25
  • [7] Dynamic voltage scaling in hard real-time systems considering precedence and exclusion relations
    Tavares, Eduardo
    Maciel, Paulo
    Silva, Bruno
    Oliveira, Meuse, Jr.
    Rodrigues, Rafael
    Marques, Renato
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS, VOLS 1-8, 2007, : 699 - +
  • [8] On-line dynamic voltage scaling for hard real-time systems using the EDF algorithm
    Lee, CH
    Shin, KG
    [J]. 25TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2004, : 319 - 327
  • [9] Supporting Dynamic Voltage and Frequency Scaling in Networks-On-Chip for Hard Real-Time Systems
    Kostrzewa, Adam
    Kadeed, Thawra
    Nikolic, Borislav
    Ernst, Rolf
    [J]. 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), 2018, : 125 - 135
  • [10] A dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using slack time analysis
    Kim, WS
    Kim, JH
    Min, SL
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 788 - 794
12345