Combined Interpolation Architecture for Soft-decision Decoding of Reed-Solomon Codes

被引:7
|
作者
Zhu, Jiangli [1 ]
Zhang, Xinmiao [1 ]
Wang, Zhongfeng [1 ]
机构
[1] Case Western Reserve Univ, Cleveland, OH 44106 USA
关键词
D O I
10.1109/ICCD.2008.4751911
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reed-Solomon (RS) codes are one of the most extensively used error control codes in digital communication and storage systems. Recently, significant advancements have been made on algebraic soft-decision decoding (ASD) of RS codes. These algorithms can achieve substantial coding gain with polynomial complexity. One major step of ASD is the interpolation. Various techniques have been proposed to reduce the complexity of this step. Further speedup of this step is limited by the inherent serial nature of the interpolation algorithm. In this paper, taking the bit-level generalized minimum distance (BGMD) ASD as an example, we propose a novel technique to combine the computations from multiple interpolation iterations. Compared to the single interpolation iteration architecture for a (255, 239) RS code, the combined architecture can achieve 2.7 times throughput with only 2% area overhead in high signal-to-noise ratio scenarios.
引用
收藏
页码:526 / 531
页数:6
相关论文
共 50 条
  • [1] A VLSI architecture for interpolation in soft-decision list decoding of Reed-Solomon codes
    Gross, WJ
    Kschischang, FR
    Koetter, R
    Gulak, RG
    [J]. 2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 39 - 44
  • [2] Efficient fast interpolation architecture for soft-decision decoding of reed-solomon codes
    Ma, Jun
    Vardy, Alexander
    Wang, Zhongfeng
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4823 - +
  • [3] Scalable Interpolation Architecture for Soft-decision Reed-Solomon Decoding
    Zhu, Jiangli
    Zhang, Xinmiao
    [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 41 - 44
  • [4] Efficient interpolation architecture for soft-decision Reed-Solomon decoding
    Zhu, Jiangli
    Zhang, Xinmiao
    [J]. 2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 663 - 668
  • [5] Soft-decision decoding of Reed-Solomon codes
    Nara, H
    Tanaka, H
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2000, 83 (03): : 60 - 69
  • [6] High-speed interpolation architecture for soft-decision decoding of Reed-Solomon codes
    Wang, Zhongfeng
    Ma, Jun
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (09) : 937 - 950
  • [7] Backward Interpolation Architecture for Algebraic Soft-Decision Reed-Solomon Decoding
    Zhu, Jiangli
    Zhang, Xinmiao
    Wang, Zhongfeng
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (11) : 1602 - 1615
  • [8] Reduced complexity interpolation architecture for soft-decision Reed-Solomon decoding
    Zhang, Xinmiao
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (10) : 1156 - 1161
  • [9] Architecture and implementation of an interpolation processor for soft-decision Reed-Solomon decoding
    Gross, Warren J.
    Kschischang, Frank R.
    Gulak, P. Glenn
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (03) : 309 - 318
  • [10] Efficient VLSI Architecture for Soft-Decision Decoding of Reed-Solomon Codes
    Zhu, Jiangli
    Zhang, Xinmiao
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (10) : 3050 - 3062