共 50 条
- [1] A VLSI architecture for interpolation in soft-decision list decoding of Reed-Solomon codes [J]. 2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 39 - 44
- [2] Efficient fast interpolation architecture for soft-decision decoding of reed-solomon codes [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4823 - +
- [3] Scalable Interpolation Architecture for Soft-decision Reed-Solomon Decoding [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 41 - 44
- [4] Efficient interpolation architecture for soft-decision Reed-Solomon decoding [J]. 2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 663 - 668
- [5] Soft-decision decoding of Reed-Solomon codes [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2000, 83 (03): : 60 - 69