EXODUS: Inter-module bus-encoding scheme for system-on-a-chip

被引：10

作者：

Baek, KH

Kim, KW

Kang, SM

机构：

[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA

[2] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA

来源：

ELECTRONICS LETTERS | 2000年 / 36卷 / 07期

关键词：

D O I：

10.1049/el:20000482

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel bus encoding technique called EXODUS (exclusive or-xnor duo scheme) is presented which reduces the cross-coupling effect and switching activities in interconnects between macroblocks in systems-on-a-chip (SOCs). For 8 bit bus-lines, the proposed EXODUS scheme reduces the number of correlated switchings by 18% and reduces the worst case delay by 34% compared to the conventional bus-invert method. Because EXODUS uses an efficient encoding method, area and power penalties resulting from additional encoding/decoding circuitry can be avoided.

引用

页码：615 / 617

页数：3

共 30 条

[1] A system-on-a-chip for audio encoding
Bower, J
2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 149 - 155
[2] Test bus sizing for system-on-a-chip
Iyengar, V
Chakrabarty, K
IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (05) : 449 - 459
[3] A bus-encoding scheme for crosstalk elimination in high-performance processor design
Hsieh, Wen-Wen
Chen, Po-Yuan
Wang, Chun-Yao
Hwang, Ting Ting
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (12) : 2222 - 2227
[4] Delay and power minimization in VLSI interconnects with spatio-temporal bus-encoding scheme
Sainarayanan, K. S.
Raghunandan, C.
Srinivas, M. B.
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 401 - +
[5] A fully synthesizable Bluetooth baseband module for a system-on-a-chip
Chun, IK
Kim, BG
Park, IC
ETRI JOURNAL, 2003, 25 (05) : 328 - 336
[6] AN INTER-MODULE COMMUNICATION-SYSTEM FOR A DISTRIBUTED COMPUTER-SYSTEM
STROUSTRUP, B
JOURNAL OF DIGITAL SYSTEMS, 1981, 5 (1-2): : 67 - 83
[7] A method for optimizing test bus assignment and sizing for system-on-a-chip
Harmanani, Haidar M.
Sawan, Rachel
2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 90 - 94
[8] A Hybrid Scheme for On-Chip Voltage Regulation in System-On-a-Chip (SOC)
Gjanci, Juliana
Chowdhury, Masud H.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (11) : 1949 - 1959
[9] Low power system on chip bus encoding scheme with crosstalk noise reduction capability
Khan, Z
Arslan, T
Erdogan, AT
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (02): : 101 - 108
[10] Power aware external bus arbitration for system-on-a-chip embedded systems
Ning, K
Kaeli, D
HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2005, 3793 : 87 - 101

← 1 2 3 →