Double gate-MOSFET subthreshold circuit for ultralow power applications

被引:40
|
作者
Kim, JJ [1 ]
Roy, K
机构
[1] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
CMOS subthreshold logic; double gate (DG)-MOSFET; leakage current; subthreshold slope; ultralow power;
D O I
10.1109/ted.2004.833965
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose MOSFETs that are suitable for subthreshold digital circuit operations. The MOSFET subthreshold circuit would use subthreshold leakage current as the operating current to achieve ultralow power consumption when speed is not of utmost importance. We derive the theoretical limit of delay and energy consumption in MOSFET subthreshold circuit, and show that devices that have an ideal subthreshold slope are optimal for subthreshold operations due to the smaller gate capacitance, as well as the higher current. The analysis suggests that a double gate (DG)-MOSFET is promising for subthreshold operations due to its near-ideal subthreshold slope. The results of our investigation into the optimal device characteristics for DG-MOSFET subthreshold operation show that devices with longer channel length (compared to minimum gate length) can be used for robust subthreshold operation without any loss of performance. In addition, it is shown that the source and drain structure of DG-MOSFET can be simplified for subthreshold operations since source and drain need not be raised to reduce the parasitic resistance.
引用
收藏
页码:1468 / 1474
页数:7
相关论文
共 50 条
  • [1] Double gate MOSFET subthreshold logic for ultra-low power applications
    Kim, JJ
    Roy, K
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 97 - 98
  • [2] On the performance of Double-Gate MOSFET circuit applications
    Hassoune, Ilham
    O'Connor, Ian
    Navarro, David
    2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 89 - 92
  • [3] A new approach to numerical simulation of charge transport in double Gate-MOSFET
    Blokhin, Alexander
    Semisalov, Boris
    APPLIED MATHEMATICS AND COMPUTATION, 2019, 342 : 206 - 223
  • [4] Design of Low Power and High Speed Comparator with sub-32-nm Double Gate-MOSFET
    Bhumireddy, V. R.
    Shaik, K. A.
    Amara, A.
    Sen, S.
    Parikh, C. D.
    Nagchoudhuri, D.
    Ioinovici, A.
    2013 IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCAS 2013), 2013, : 1 - 4
  • [5] Double Gate MOSFET Circuit Design
    Ruchika
    Sharma, Tripti
    Sharma, Krishna Gopal
    2014 RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2014,
  • [6] Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications
    Vaddi, Ramesh
    Dasgupta, S.
    Agarwal, R. P.
    VLSI DESIGN, 2009,
  • [7] Analytical model of subthreshold swing of a gate and channel engineered double gate MOSFET
    Mahmud, Md. Arafat
    Subrina, Samia
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2017, 30 (06)
  • [8] Numerical modeling of Subthreshold region of junctionless double surrounding gate MOSFET (JLDSG)
    Rewari, Sonam
    Haldar, Subhasis
    Nath, Vandana
    Deswal, S. S.
    Gupta, R. S.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 90 : 8 - 19
  • [9] The Low Subthreshold Swing Possibility with Asymmetries in Double-Gate SOI MOSFET
    Shih, Kun-Huan
    Chui, Chi On
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 53 - 54
  • [10] Effective Techniques for Optimized Subthreshold Design Using Symmetric Double Gate MOSFET
    Kothari, Vishal
    Pattanaik, Manisha
    Dhar, Subhra
    Rajaram, P.
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2012, 9 (12) : 2160 - 2165