C-Lock: Energy Efficient Synchronization for Embedded Multicore Systems

被引:6
|
作者
Kim, Seung Hun [1 ]
Lee, Sang Hyong [2 ]
Jun, Minje [2 ]
Lee, Byunghoon [1 ]
Ro, Won Woo [1 ]
Chung, Eui-Young [1 ]
Gaudiot, Jean-Luc [3 ]
机构
[1] Yonsei Univ, Sch Elect & Elect Engn, Seoul 120749, South Korea
[2] Samsung Elect, Suwon 443742, Gyeonggi Do, South Korea
[3] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA 92697 USA
基金
美国国家科学基金会; 新加坡国家研究基金会;
关键词
Data synchronization; multicore; clock; energy; performance; TRANSACTIONAL MEMORY;
D O I
10.1109/TC.2013.84
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Data synchronization among multiple cores has been one of the critical issues which must be resolved in order to optimize the parallelism of multicore architectures. Data synchronization schemes can be classified as lock-based methods ("pessimistic") and lock-free methods ("optimistic"). However, none of these methods consider the nature of embedded systems which have demanding and sometimes conflicting requirements not only for high performance, but also for low power consumption. As an answer to these problems, we propose, C-Lock, an energy-and performance-efficient data synchronization method for multicore embedded systems. C-Lock achieves balanced energy-and performance-efficiency by combining the advantages of lock-based methods and transactional memory (TM) approaches; in C-Lock, the core is blocked only when true conflicts exist (advantage of TM), while avoiding roll-back operations which can cause huge overhead with regard to both performance and energy (this is an advantage of locks). Also, in order to save more energy, C-Lock disables the clocks of the cores which are blocked for the access to the shared data until the shared data become available. We compared our C-Lock approach against traditional locks and transactional memory systems and found that C-Lock can reduce the energy-delay product by up to 1.94 times and 13.78 times compared to the baseline and TM, respectively.
引用
收藏
页码:1962 / 1974
页数:13
相关论文
共 50 条
  • [1] (Dis)Advantages of Lock-free Synchronization Mechanisms for Multicore Embedded Systems
    Jahic, Jasmin
    Ali, Khuram
    Chatrangoon, Milad
    Jahani, Nazanin
    [J]. PROCEEDINGS OF THE 48TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPP 2019), 2019,
  • [2] Energy-Efficient and High-Performance Lock Speculation Hardware for Embedded Multicore Systems
    Papagiannopoulou, Dimitra
    Capodanno, Giuseppe
    Moreshet, Tali
    Herlihy, Maurice
    Bahar, R. Iris
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2015, 14 (03)
  • [3] Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems
    Ferri, Cesare
    Wood, Samantha
    Moreshet, Tali
    Bahar, Iris
    Herlihy, Maurice
    [J]. HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2010, 5952 : 50 - +
  • [4] Requester-Based Spin Lock: A Scalable and Energy Efficient Locking Scheme on Multicore Systems
    Cui, Yan
    Wang, Yingxin
    Chen, Yu
    Shi, Yuanchun
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (01) : 166 - 179
  • [5] Energy-Efficient Task Scheduling and Synchronization for Multicore Real-Time Systems
    Wu, Jun
    Hong, Xu-Jia
    [J]. 2017 IEEE 3RD INTERNATIONAL CONFERENCE ON BIG DATA SECURITY ON CLOUD (BIGDATASECURITY, IEEE 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE AND SMART COMPUTING, (HPSC) AND 2ND IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT DATA AND SECURITY (IDS), 2017, : 179 - 184
  • [6] An Efficient Asymmetric Distributed Lock for Embedded Multiprocessor Systems
    Rutgers, Jochem H.
    Bekooij, Marco J. G.
    Smit, Gerard J. M.
    [J]. 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 176 - 182
  • [7] Energy efficient scheduling algorithm for the multicore heterogeneous embedded architectures
    Anuradha, P.
    Rallapalli, Hemalatha
    Narsimha, G.
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2018, 22 (1-2) : 1 - 12
  • [8] Energy efficient scheduling algorithm for the multicore heterogeneous embedded architectures
    P. Anuradha
    Hemalatha Rallapalli
    G. Narsimha
    [J]. Design Automation for Embedded Systems, 2018, 22 : 1 - 12
  • [9] Efficient TDMA synchronization for distributed embedded systems
    Claesson, V
    Lönn, H
    Suri, N
    [J]. 20TH IEEE SYMPOSIUM ON RELIABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, 2001, : 198 - 201
  • [10] CASPAR: Breaking Serialization in Lock-Free Multicore Synchronization
    Gangwani, Tanmay
    Morrison, Adam
    Torrellas, Josep
    [J]. ACM SIGPLAN NOTICES, 2016, 51 (04) : 789 - 804