40 Gbit/s silicon modulators fabricated on 200 mm and 300 mm SOI wafers.

被引：0

作者：

Marris-Morini, Delphine ^{[1
]}

Baudot, Charles ^{[2
]}

Fedeli, Jean-Marc ^{[3
]}

Rasigade, Gilles ^{[1
]}

Vulliet, Nathalie ^{[2
]}

Souhaite, Aurelie ^{[2
,3
]}

Ziebell, Melissa ^{[1
]}

Rivalin, Pierette ^{[1
]}

Olivier, Segolene ^{[3
]}

Crozat, Paul ^{[1
]}

Bouville, David ^{[1
]}

Menezo, Sylvie ^{[2
]}

Boeuf, Frederic ^{[1
]}

Vivien, Laurent ^{[3
]}

机构：

[1] Univ Paris 11, Inst Elect Fondamentale, F-91405 Orsay, France

[2] STMicroelect, F-38926 Crolles, France

[3] CEA Grenoble, LETI, F-38054 Grenoble, France

来源：

SILICON PHOTONICS IX | 2014年 / 8990卷

关键词：

silicon photonics; modulation; carrier depletion; Mach Zehnder; ring resonator;

D O I：

10.1117/12.2039288

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

We present 40 Gbit/s optical modulators based on different types of phase shifters (lateral pn, pipin, and interleaved pn junction phase). Those structures were processed both on 200 and 300mm SOI wafers, available in large-scale microelectronic foundries. Both Ring Resonators (RR) and Mach Zehnder (MZ) modulators were fabricated. As an example, MZ modulator based on 0.95 mm long interleaved pn junction phase shifter delivered a high ER of 7.8 dB at 40 Gbit/s with low optical loss of only 4 dB. Ring modulator was also fabricated and characterized at high-speed, exhibiting 40 Gbit/s.

引用

页数：6

共 50 条

[1] Low loss 40 Gbit/s silicon modulator based on interleaved junctions and fabricated on 300 mm SOI wafers
Marris-Morini, D.
Baudot, C.
Fedeli, J-M.
Rasigade, G.
Vulliet, N.
Souhaite, A.
Ziebell, M.
Rivallin, P.
Olivier, S.
Crozat, P.
Le Roux, X.
Bouville, D.
Menezo, S.
Boeuf, F.
Vivien, L.
OPTICS EXPRESS, 2013, 21 (19): : 22471 - 22475
[2] 40Gbit/s Silicon Ring Resonator-based Modulator fabricated on 300mm SOI wafers
Perez-Galacho, D.
Marris-Morini, D.
Baudot, C.
Fedeli, J-M.
Vulliet, N.
Souhaite, A.
Olivier, S.
Le Roux, X.
Boeuf, F.
Vivien, L.
2014 IEEE 11TH INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS (GFP), 2014,
[3] Current status of 200 mm and 300 mm silicon wafers
Huff, HR
McCormack, DW
Au, C
Messina, T
Chan, K
Goodall, RK
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1998, 37 (3B): : 1210 - 1216
[4] A 40 Gbit/s optical link on a 300-mm silicon platform
Marris-Morini, D.
Virot, L.
Baudot, C.
Fedeli, J. -M.
Rasigade, G.
Perez-Galacho, D.
Hartmann, J. -M.
Olivier, S.
Brindel, P.
Crozat, P.
Boeuf, F.
Vivien, L.
OPTICS EXPRESS, 2014, 22 (06): : 6674 - 6679
[5] An application of Lotka-Volterra model to Taiwan's transition from 200 mm to 300 mm silicon wafers
Chiang, Su-Yun
TECHNOLOGICAL FORECASTING AND SOCIAL CHANGE, 2012, 79 (02) : 383 - 392
[6] FOUP cleaning -: FOSB transportation -: A challenge for manufacturing on 300 mm wafers.
Frickinger, J
Bügler, J
Dudenhausen, HM
Fritzsche, M
Shopbell, M
2001 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2001, : 491 - 494
[7] Characterization of 300 mm silicon polished wafers
Au, C
Messina, T
Goodall, RK
Huff, HR
SILICON MATERIALS SCIENCE AND TECHNOLOGY, VOLS 1 AND 2, 1998, : 641 - 659
[8] Silicon crystals for future requirements of 300 mm wafers
Dornberger, E
Virbulis, J
Hanna, B
Hoelzl, R
Daub, E
von Ammon, W
JOURNAL OF CRYSTAL GROWTH, 2001, 229 (01) : 11 - 16
[9] Metrology of 300 mm silicon wafers: Challenges and results
Wagner, P
CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 1998, 449 : 153 - 160
[10] Median Pricing for 200 mm Production CMOS Wafers Increases at the Same Rate as 300 mm Wafers QoQ
Masse, Dan
MICROWAVE JOURNAL, 2011, 54 (05) : 107 - 107

← 1 2 3 4 5 →