CGPA: Coarse-Grained Pipelined Accelerators

被引:3
|
作者
Liu, Feng [1 ]
Ghosh, Soumyadeep [1 ]
Johnson, Nick P. [1 ]
August, David I. [1 ]
机构
[1] Princeton Univ, Princeton, NJ 08544 USA
关键词
D O I
10.1145/2593069.2593105
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
High-level synthesis (HLS) tools dramatically reduce the non-recurring engineering cost of creating specialized hardware accelerators. Existing HLS tools are successful in synthesizing efficient accelerators for program kernels with regular memory accesses and simple control flows. For other programs, however, these tools yield poor performance because they invoke computation units for instructions sequentially, without exploiting parallelism. To address this problem, this paper proposes Coarse-Grained Pipelined Accelerators (CGPA), an HLS framework that utilizes coarse-grained pipeline parallelism techniques to synthesize efficient specialized accelerator modules from irregular C/C++ programs without requiring any annotations. Compared to the sequential method, CGPA shows speedups of 3.0x-3.8x for 5 kernels from programs in different domains.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] PIPELINED SEARCH ON COARSE-GRAINED NETWORKS
    AKL, SG
    DEHNE, F
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 1989, 18 (05) : 359 - 364
  • [2] CGPA: Coarse-Grained Pruning of Activations for Energy-Efficient RNN Inference
    Riera, Marc
    Arnau, Jose-Maria
    Gonzalez, Antonio
    IEEE MICRO, 2019, 39 (05) : 36 - 45
  • [3] Filter decomposition for supporting coarse-grained pipelined parallelism
    Du, W
    Agrawal, G
    2005 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSSING, PROCEEDINGS, 2005, : 539 - 546
  • [4] AURORA: Automated Refinement of Coarse-Grained Reconfigurable Accelerators
    Tan, Cheng
    Xie, Chenhao
    Li, Ang
    Barker, Kevin J.
    Tumeo, Antonino
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1388 - 1393
  • [5] Architecture exploration and tools for pipelined coarse-grained reconfigurable arrays
    Stock, Florian
    Koch, Andreas
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 53 - 58
  • [6] Packet size optimization for supporting coarse-grained pipelined parallelism
    Du, W
    Agrawal, G
    2004 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, 2004, : 259 - 266
  • [7] Early DSE and Automatic Generation of Coarse-grained Merged Accelerators
    Brumar, Iulian
    Zacharopoulos, Georgios
    Yao, Yuan
    Rama, Saketh
    Brooks, David
    Wei, Gu-Yeon
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (02)
  • [8] TANGRAM: Optimized Coarse-Grained Dataflow for Scalable NN Accelerators
    Gao, Mingyu
    Yang, Xuan
    Pu, Jing
    Horowitz, Mark
    Kozyrakis, Christos
    TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), 2019, : 807 - 820
  • [9] Optimization of Body Biasing for Variable Pipelined Coarse-Grained Reconfigurable Architectures
    Kojima, Takuya
    Ando, Naoki
    Okuhara, Hayate
    Ng Anh Vu Doan
    Amano, Hideharu
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (06): : 1532 - 1540
  • [10] AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers
    Koul, Kalhan
    Melchert, Jackson
    Sreedhar, Kavya
    Truong, Leonard
    Nyengele, Gedeon
    Zhang, Keyi
    Liu, Qiaoyi
    Setter, Jeff
    Chen, Po-Han
    Mei, Yuchen
    Strange, Maxwell
    Daly, Ross
    Donovick, Caleb
    Carsello, Alex
    Kong, Taeyoung
    Feng, Kathleen
    Huff, Dillon
    Nayak, Ankita
    Setaluri, Rajsekhar
    Thomas, James
    Bhagdikar, Nikhil
    Durst, David
    Myers, Zachary
    Tsiskaridze, Nestan
    Richardson, Stephen
    Bahr, Rick
    Fatahalian, Kayvon
    Hanrahan, Pat
    Barrett, Clark
    Horowitz, Mark
    Torng, Christopher
    Kjolstad, Fredrik
    Raina, Priyanka
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (02)