Scaling OLTP Applications on Commodity Multi-Core Platforms

被引:6
|
作者
Cui, Yan [1 ]
Chen, Yu [1 ]
Shi, Yuanchun [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China
关键词
D O I
10.1109/ISPASS.2010.5452034
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-core processor architectures can have significant performance advantage over traditional single core designs, which are limited by power and processor complexity. Predictions based on Moore's Law state that a processor chip may accommodate thousands of cores in 5-10 years. Can software scale with the number of cores and achieve the performance potential? This paper uses two OLTP (online transaction processing) applications (TPCC-UVa and Sysbench-OLTP) as a case study to investigate this question and determine what the performance bottlenecks are. On an Intel 8-core platform, these applications (with slight modifications to run well on a many-core platform) achieve a speedup (in terms of the transaction throughput) of 3.68 and 5.26, respectively. To find the scalability bottlenecks the paper proposes a method based on function's scalability value metric. Functions with a high scalability value limit the scalability. By looking at the functions with the highest scalability value across all functions in the kernel, libraries, and application processes, the paper finds that database buffer pool contention, database synchronization primitives, scheduler overhead and lock contention in System V IPC are the main bottlenecks for TPCC-UVa. In Sysbench-OLTP, database synchronization primitives and the kernel scheduler limit scalability. The paper also explores several ideas such as scalable database lock, scalable spin lock and RCU-based IDR API to improve the scalability.
引用
收藏
页码:134 / 143
页数:10
相关论文
共 50 条
  • [1] Design Principles for Scaling Multi-core OLTP Under High Contention
    Ren, Kun
    Faleiro, Jose M.
    Abadi, Daniel J.
    SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, 2016, : 1583 - 1598
  • [2] Flexible DMA subsystem in multi-core platforms for video applications
    Koo, Moonmo
    Chae, Soo-Ik
    IEICE ELECTRONICS EXPRESS, 2010, 7 (14): : 1065 - 1071
  • [3] Cyclic Executives, Multi-Core Platforms and Mixed Criticality Applications
    Burns, A.
    Fleming, T.
    Baruah, S.
    PROCEEDINGS OF THE 2015 27TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS (ECRTS 2015), 2015, : 3 - 12
  • [4] Understanding the Performance of Multi-core Platforms
    Srinivas, V. V.
    Ramasubramaniam, N.
    COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 22 - 26
  • [5] Software Engineering for Multi-core Platforms
    Arbab, Farhad
    Jongmans, Sung-Shik
    ERCIM NEWS, 2012, (91): : 25 - 26
  • [6] Uneven memory regulation for scheduling IMA applications on multi-core platforms
    Awan, Muhammad Ali
    Souto, Pedro F.
    Akesson, Benny
    Bletsas, Konstantinos
    Tovar, Eduardo
    REAL-TIME SYSTEMS, 2019, 55 (02) : 248 - 292
  • [7] Uneven memory regulation for scheduling IMA applications on multi-core platforms
    Muhammad Ali Awan
    Pedro F. Souto
    Benny Akesson
    Konstantinos Bletsas
    Eduardo Tovar
    Real-Time Systems, 2019, 55 : 248 - 292
  • [8] A Multi-stage Hybrid Approach for Mapping Applications on Heterogeneous Multi-core Platforms
    Emeretlis, A.
    Theodoridis, G.
    Alefragis, P.
    Voros, N.
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [9] TIME WARP SIMULATION ON MULTI-CORE PLATFORMS
    Wilsey, Philip A.
    2019 WINTER SIMULATION CONFERENCE (WSC), 2019, : 1454 - 1468
  • [10] Application Constraints and Safety Aware Mapping of AUTOSAR Applications on Multi-core Platforms
    Vasu, Aishwarya
    Ramaprasad, Harini
    2020 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2020,