Threshold voltage behavior of body-tied FinFET (OMEGA MOSFET) with respect to ion implantation conditions

被引:3
|
作者
Park, TS [1 ]
Cho, HJ
Choe, JD
Park, D
Yoon, E
Lee, JH
机构
[1] Seoul Natl Univ, Sch Mat Sci & Engn, Seoul 151744, South Korea
[2] Seoul Natl Univ, Interuniv Semicond Res Ctr, Seoul 151744, South Korea
[3] Kyungpook Natl Univ, Sch Elect Engn & Comp Sci, Taegu, South Korea
关键词
body; tied; finFET; omega; bulk; double; gate; MOSFET; SOI;
D O I
10.1143/JJAP.43.2180
中图分类号
O59 [应用物理学];
学科分类号
摘要
The body-tied finFET (called OMEGA Omega) metal oxide semiconductor field effect transistor (MOSFET)) exhibits positive characteristics as a future complementary metal oxide semiconductor (CMOS) device. The Omega MOSFETs have unique features such as high heat dissipation to the Si substrate, no floating body effect, and low defect density, while having the key advantages of the silicon-on-insulator (SOI)-based finFET characteristics. In order to increase the threshold voltages on both the Omega NMOSFET and the Omega PMOSFET while keeping the conventional gate electrodes (n(+) polysilicon and p+ polysilicon gates for NMOSFET and PMOSFET, respectively), the device characteristics of the Omega MOSFETs have been characterized with halo ion implantation doses for the Omega NMOSFET and lightly doped drain (LDD) doses for the Omega PMOSFET. It was shown that the V-TH adjustment could be partially achieved.
引用
收藏
页码:2180 / 2184
页数:5
相关论文
共 7 条
  • [1] Threshold voltage behavior of body-tied finFET (OMEGA MOSFET) with respect to ion implantation conditions
    Park, Tai-Su
    Cho, Hye Jin
    Choe, Jeong Dong
    Park, Donggun
    Yoon, Euijoon
    Lee, Jong-Ho
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2004, 43 (4 B): : 2180 - 2184
  • [2] A 40 nm body-tied FinFET (OMEGA MOSFET) using bulk Si wafer
    Park, TS
    Yoon, E
    Lee, JH
    PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2003, 19 (1-2): : 6 - 12
  • [3] Threshold-voltage modeling of body-tied FinFETs (bulk FinFETs)
    Choi, Byung-Kil
    Han, Kyoung-Rok
    Kim, Young Min
    Park, Young June
    Lee, Jong-Ho
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 537 - 545
  • [4] Integration of Hetero-Structure Body-Tied Ge FinFET Using Retrograde-Well Implantation
    Chou, Yu-Che
    Hsu, Chung-Chun
    Chun, Cheng-Ting
    Chou, Chen-Han
    Tsai, Ming-Li
    Tsai, Yi-He
    Lee, Wei-Li
    Wang, Shin-Yuan
    Luo, Guang-Li
    Chien, Chao-Hsin
    2016 IEEE 16TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2016, : 142 - 144
  • [5] Analysis of Super-Steep Subthreshold Slope Body-Tied SOI MOSFET and its Possibility for Ultralow Voltage Application
    Mori, Takayuki
    Ida, Jiro
    IEICE TRANSACTIONS ON ELECTRONICS, 2018, E101C (11): : 916 - 922
  • [6] MOSFET Threshold Voltage Shift Induced By Ion Implantation Performed in Different Implanters
    Kolkovsky, Vladimir
    Huerrich, Arnd
    Ende, Lutz
    2018 22ND INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY (IIT 2018), 2018, : 114 - 117
  • [7] Conditions of ion implantation into thin amorphous Si gate layers for suppressing threshold voltage shift
    Suzuki, K
    Sudo, R
    SOLID-STATE ELECTRONICS, 2000, 44 (06) : 1043 - 1047