共 35 条
- [1] Variation-aware application scheduling and power management for Chip Multiprocessors [J]. ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, : 363 - 374
- [2] Dynamic Lifetime Reliability Management for Chip Multiprocessors [J]. IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (04): : 952 - 958
- [3] Power Efficient Job Scheduling by Predicting the Impact of Processor Manufacturing Variability [J]. INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), 2019, : 296 - 307
- [4] Multi-Optimization Power Management for Chip Multiprocessors [J]. PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 177 - 186
- [5] Energy Efficient Job Scheduling in Single-ISA Heterogeneous Chip-Multiprocessors [J]. PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 660 - +
- [6] Combining Locality Analysis with Online Proactive Job Co-scheduling in Chip Multiprocessors [J]. HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2010, 5952 : 201 - 215
- [7] Evaluation of Misspeculation Impact on Chip-Multiprocessors Power Overhead [J]. PROCEEDINGS OF 2018 7TH INTERNATIONAL CONFERENCE ON SOFTWARE AND COMPUTER APPLICATIONS (ICSCA 2018), 2018, : 129 - 133
- [8] POSTER: NUMA-aware Power Management for Chip Multiprocessors [J]. 2017 26TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2017, : 160 - 161