Evaluating the Impact of Job Scheduling and Power Management on Processor Lifetime for Chip Multiprocessors

被引:0
|
作者
Coskun, Ayse K. [1 ]
Strong, Richard [1 ]
Tullsen, Dean M. [1 ]
Rosing, Tajana Simunic [1 ]
机构
[1] Univ Calif San Diego, San Diego, CA 92103 USA
关键词
RELIABILITY;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Temperature-induced reliability issues are among the major challenges for multicore architectures. Thermal hot spots and thermal cycles combine to degrade reliability. This research presents new reliability-aware job scheduling and power management approaches for chip multiprocessors. Accurate evaluation of these policies requires a novel simulation framework that can capture architecture-level effects over tens of seconds or longer, while also capturing thermal interactions among cores resulting from dynamic scheduling policies. Using this framework and a set of new thermal management policies, this work shows that techniques that offer similar performance, energy, and even peak temperature can differ significantly in their effects on the expected processor lifetime.
引用
收藏
页码:169 / 180
页数:12
相关论文
共 35 条
  • [1] Variation-aware application scheduling and power management for Chip Multiprocessors
    Teodorescu, Radu
    Torrellas, Josep
    [J]. ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, : 363 - 374
  • [2] Dynamic Lifetime Reliability Management for Chip Multiprocessors
    Moghaddam, Milad Ghorbani
    Ababei, Cristinel
    [J]. IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (04): : 952 - 958
  • [3] Power Efficient Job Scheduling by Predicting the Impact of Processor Manufacturing Variability
    Chasapis, Dimitrios
    Moreto, Miguel
    Schulz, Martin
    Rountree, Barry
    Valero, Mateo
    Casas, Marc
    [J]. INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), 2019, : 296 - 307
  • [4] Multi-Optimization Power Management for Chip Multiprocessors
    Meng, Ke
    Joseph, Russ
    Dick, Robert P.
    Shang, Li
    [J]. PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 177 - 186
  • [5] Energy Efficient Job Scheduling in Single-ISA Heterogeneous Chip-Multiprocessors
    Zhang, Ying
    Duan, Lide
    Li, Bin
    Peng, Lu
    Sadagopan, Srinivasan
    [J]. PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 660 - +
  • [6] Combining Locality Analysis with Online Proactive Job Co-scheduling in Chip Multiprocessors
    Jiang, Yunlian
    Tian, Kai
    Shen, Xipeng
    [J]. HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2010, 5952 : 201 - 215
  • [7] Evaluation of Misspeculation Impact on Chip-Multiprocessors Power Overhead
    Das, Baisakhi
    Dalui, Mamata
    Mondal, Anupama
    Mandi, Salma
    Das, Nilanjana
    Sikdar, Biplab K.
    [J]. PROCEEDINGS OF 2018 7TH INTERNATIONAL CONFERENCE ON SOFTWARE AND COMPUTER APPLICATIONS (ICSCA 2018), 2018, : 129 - 133
  • [8] POSTER: NUMA-aware Power Management for Chip Multiprocessors
    Ahn, Changmin
    Guzman, Camilo. A. Celis
    Egger, Bernhard
    [J]. 2017 26TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2017, : 160 - 161
  • [9] The Complexity of Optimal Job Co-Scheduling on Chip Multiprocessors and Heuristics-Based Solutions
    Jiang, Yunlian
    Tian, Kai
    Shen, Xipeng
    Zhang, Jinghe
    Chen, Jie
    Tripathi, Rahul
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2011, 22 (07) : 1192 - 1205
  • [10] Impact of Power Consumption and Temperature on Processor Lifetime Reliability
    Gupta, Tushar
    Bertolini, Clement
    Heron, Olivier
    Ventroux, Nicolas
    Zimmer, Thomas
    Marc, Francois
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (01) : 83 - 94