Design of Efficient AES Architecture for Secure ECG Signal Transmission for Low-power IoT Applications

被引:5
|
作者
Janveja, Meenali [1 ]
Paul, Bikram [1 ]
Trivedi, Gaurav [1 ]
Vijayakanthi, Gonella [2 ]
Agrawal, Astha [2 ]
Jan, Pidanic [3 ]
Nemec, Zdenek [3 ]
机构
[1] Indian Inst Technol Guwahati, Dept Elect & Elect Engn, Gauhati, India
[2] NIT Rourkela, Dept Elect & Instrumentat Engn, Rourkela, Odisha, India
[3] Univ Pardubice, Dept Elect Engn, Pardubice, Czech Republic
关键词
Cryptography; AES; FPGA; ECG signal; Folding; Xilinx; ZedBoard; HIGH-THROUGHPUT; PERFORMANCE EVALUATION; FPGA IMPLEMENTATION; ALGORITHM;
D O I
10.1109/radioelektronika49387.2020.9092417
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Cryptography has an important role in securing information which has gained prominence due to the digitization. Exchange of sensitive personal data such as medical information tends to take place frequently throughout the globe; therefore, protecting data from unauthorized adversary access is imperative. Advanced encryption standard (AES) algorithm is one of the algorithms which is broadly employed because of its exemplary security and usage in extensive applications. This research proposes a modified folded pipelined architecture of an AES algorithm for resources constraint applications. The folding transformation controls the circuit functionalities by time-multiplexing operations to a single functional unit and reduces its area considerably. The proposed architecture is implemented using fewer resources, hence, improves area and the power requirements as compared to the conventional algorithm. The work presented in this paper is applicable for encrypting and decrypting personalized Electrocardiograph (ECG) signals for secure transmission. The architecture proposed in this paper reduces the area requirements by 83% and power by 96.8% enabling its hardware implementation more efficient than the conventional AES. Due to its low power and area requirements, the architecture presented in this paper can be used for portable Internet of things (IoT) applications as well.
引用
收藏
页码:29 / 34
页数:6
相关论文
共 50 条
  • [1] Low-Power AES Design Using Parallel Architecture
    Choi, Hyun Suk
    Choi, Joong Hyan
    Kim, Jong Tae
    ICHIT 2008: INTERNATIONAL CONFERENCE ON CONVERGENCE AND HYBRID INFORMATION TECHNOLOGY, PROCEEDINGS, 2008, : 413 - 416
  • [2] The Design of a Low-Power Pipelined ADC for IoT Applications
    Zhang, Junkai
    Sun, Tao
    Huang, Zunkai
    Tao, Wei
    Wang, Ning
    Tian, Li
    Zhu, Yongxin
    Wang, Hui
    Sensors, 2025, 25 (05)
  • [3] Secure Low-power IoT Uplink Communication via Unsupervised Signal Alignment
    Ibrahim, Mohamed Salah
    Sidiropoulos, Nicholas D.
    SPAWC 2021: 2021 IEEE 22ND INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING ADVANCES IN WIRELESS COMMUNICATIONS (IEEE SPAWC 2021), 2020, : 196 - 200
  • [4] Node-to-Node Secure Data Transmission Protocol for Low-power IoT Devices
    Kurera, Chandradeepa
    Navoda, Dasun
    2018 18TH INTERNATIONAL CONFERENCE ON ADVANCES IN ICT FOR EMERGING REGIONS (ICTER) CONFERENCE PROCEEDINGS, 2018, : 332 - 338
  • [5] A configurable and low-power mixed signal SoC for portable ECG monitoring applications
    Kim, Hyejung
    Yazicioglu, Refet Firat
    Kim, Sunyoung
    Van Helleputte, Nick
    Artes, Antonio
    Konijnenburg, Mario
    Huisken, Jos
    Penders, Julien
    Van Hoof, Chris
    IEEE Symposium on VLSI Circuits, Digest of Technical Papers, 2011, : 142 - 143
  • [6] A Configurable and Low-Power Mixed Signal SoC for Portable ECG Monitoring Applications
    Kim, Hyejung
    Kim, Sunyoung
    Van Helleputte, Nick
    Artes, Antonio
    Konijnenburg, Mario
    Huisken, Jos
    Van Hoof, Chris
    Yazicioglu, Refet Firat
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2014, 8 (02) : 257 - 267
  • [7] Low-Power Instrumentation Amplifier IC Design for ECG System Applications
    Xiu, Limei
    Li, Zheying
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 1533 - 1538
  • [8] Low-Power AES Data Encryption Architecture for a LoRaWAN
    Tsai, Kun-Lin
    Leu, Fang-Yie
    You, Ilsun
    Chang, Shuo-Wen
    Hu, Shiung-Jie
    Park, Hoonyong
    IEEE ACCESS, 2019, 7 : 146348 - 146357
  • [9] A heterogeneous multiprocessor architecture for low-power audio signal processing applications
    Paker, Ö
    Sparso, J
    Haandbæk, N
    Isager, M
    Nielsen, LS
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 47 - 53
  • [10] A low-power design technique for digital signal processing applications
    Varga, L
    Hosszu, G
    Kovács, F
    MELECON 2000: INFORMATION TECHNOLOGY AND ELECTROTECHNOLOGY FOR THE MEDITERRANEAN COUNTRIES, VOLS 1-3, PROCEEDINGS, 2000, : 827 - 830