On In-System Programming of Non-volatile Memories

被引：0
|
作者：
Tsertov, Anton [1 ]
Devadze, Sergei [2 ]
Jutman, Artur [2 ]
Jasnetski, Artjom [2 ]
机构：
[1] Tallinn Univ Technol, Dept Comp Engn, Tallinn, Estonia
[2] Teston Lab OU, Tallinn, Estonia
来源：
MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013 | 2013年
关键词：
ISP; processor-centric board; JTAG; NVM;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With the continuous growth of capacity of nonvolatile memories (NVM) in-system programming (ISP) has become the most time-consuming step in post-assembly phase of board manufacturing. This paper presents a method to assess ISP solutions for on-chip and on-board NVMs. The major contribution of the approach is the formal basis for comparison of state-of-the-art ISP solutions. The effective comparison pin-points the time losses, that can be eliminated by the use of multiple page buffers. The technique has proven to achieve exceptionally short programming time, which is close to the operational speed limit of modern NVMs. The method is based on the ubiquitous JTAG access bus which makes it applicable for the most board manufacturing strategies despite a slow nature of JTAG bus.
引用
收藏
页码：408 / 413
页数：6
相关论文
共 50 条
  • [1] Programming Memories In-System With JTAG And An FPGA
    Waller, Reg
    [J]. ELECTRONICS WORLD, 2013, 119 (1932): : 44 - 45
  • [2] ERASABLE NON-VOLATILE MEMORIES
    JAVETSKI, J
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1982, 24 (13): : 37 - 40
  • [3] Non-Volatile Memories for Removable Media
    Micheloni, Rino
    Picca, Massimiliano
    Amato, Stefano
    Schwalm, Helmut
    Scheppler, Michael
    Commodar, Stefano
    [J]. PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 148 - 160
  • [4] A BIST scheme for non-volatile memories
    Olivo, P
    Dalpasso, M
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (1-2): : 139 - 144
  • [5] Carbon nanomaterials for non-volatile memories
    Ethan C. Ahn
    H.-S. Philip Wong
    Eric Pop
    [J]. Nature Reviews Materials, 3
  • [6] A Bist Scheme for Non-Volatile Memories
    Piero Olivo
    Marcello Dalpasso
    [J]. Journal of Electronic Testing, 1998, 12 : 139 - 144
  • [7] Carbon nanomaterials for non-volatile memories
    Ahn, Ethan C.
    Wong, H. -S. Philip
    Pop, Eric
    [J]. NATURE REVIEWS MATERIALS, 2018, 3 (03):
  • [8] Magnetic nanostructures for non-volatile memories
    Soltys, J.
    Gazi, S.
    Fedor, J.
    Tobik, J.
    Precner, M.
    Cambel, V.
    [J]. MICROELECTRONIC ENGINEERING, 2013, 110 : 474 - 478
  • [9] Gray counters for non-volatile memories
    Kulandai, Arockia David Roy
    Rose, John
    Schwarz, Thomas
    [J]. Memories - Materials, Devices, Circuits and Systems, 2022, 2
  • [10] Raising the bar in non-volatile memories?
    Mehta, Rupal
    [J]. MATERIALS WORLD, 2009, 17 (09) : 8 - 8
12345