Threshold voltage of sub-10-nm-thick SOI MOSFET's at cryogenic temperature and quantum effects

被引:3
|
作者
Omura, Y [1 ]
Nakakubo, A [1 ]
Nakatsuji, H [1 ]
机构
[1] Kansai Univ, Fac Engn, Suita, Osaka 564, Japan
来源
2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS | 2004年
关键词
D O I
10.1109/SOI.2004.1391552
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
引用
收藏
页码:53 / 54
页数:2
相关论文
共 50 条
  • [1] Low-temperature drain current characteristics in sub-10-nm-thick SOI nMOSFET's on SIMOX (separation by IMplanted OXygen) substrates
    Omura, Yasuhisa
    Nagase, Masao
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1995, 34 (2 B): : 812 - 816
  • [2] Low-Temperature Behavior Simulations of Phonon-Limited Electron Mobility for Sub-10-nm-Thick SOI MOSFET with (111) or (001) Si Surface Channel
    Yamamura, Tsuyoshi
    Sato, Shingo
    Omura, Yasuhisa
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 57 - 58
  • [3] LOW-TEMPERATURE DRAIN CURRENT CHARACTERISTICS IN SUB-10-NM-THICK SOI NMOSFETS ON SIMOX (SEPARATION BY IMPLANTED OXYGEN) SUBSTRATES
    OMURA, Y
    NAGASE, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1995, 34 (2B): : 812 - 816
  • [4] EFFECTS OF WET OXIDATION ON THE PROPERTIES OF SUB-10-NM-THICK SILICON-NITRIDE FILMS
    LEE, EG
    IM, HB
    ROH, JS
    JOURNAL OF THE AMERICAN CERAMIC SOCIETY, 1991, 74 (07) : 1563 - 1568
  • [5] The quantum effects in MOSFET's: Threshold voltage creep
    Quan, WY
    Kim, DM
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 901 - 904
  • [6] Fabrication of a strained is on sub-10-nm-thick SiGe-on-insulator virtual substrate
    Tezuka, T
    Sugiyama, N
    Takagi, S
    MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 2002, 89 (1-3): : 360 - 363
  • [7] Analytical threshold voltage model for ultrathin SOI MOSFET's
    Liu, XY
    Sun, HF
    Wu, DX
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 555 - 558
  • [8] Sub-100-nm vertical MOSFET with threshold voltage adjustment
    Mori, K
    Duong, A
    Richardson, WF
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) : 61 - 66
  • [9] IMPACT OF TEMPERATURE ON THRESHOLD VOLTAGE & SELF HEATING IN ULTRA THIN SOI MOSFET
    Mani, Prashant
    Pandey, Manoj Kumar
    2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 796 - 798
  • [10] Thickness-dependent dielectric breakdown and nanopore creation on sub-10-nm-thick SiN membranes in solution
    Yanagi, Itaru
    Fujisaki, Koji
    Hamamura, Hirotaka
    Takeda, Ken-ichi
    JOURNAL OF APPLIED PHYSICS, 2017, 121 (04)