MPEG-4 video codec on BOPS parallel DSP

被引:0
|
作者
Petrescu, DI [1 ]
Searles, DS [1 ]
Pechanek, GG [1 ]
机构
[1] BOPS Inc, Mt View, CA 94043 USA
关键词
parallel and distributed applications; digital signal and image processing;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents an MPEG-4 simple profile video codec implemented on a BOPS(R) parallel programmable low power DSP. The encoder and decoder are designed to benefit from the multiple levels of parallelism available in the architecture and the features of the implementation are described. The codec is able to encode 30 frames/s of CIF at between 20 and 37 MHz, depending on the amount of motion detected between frames. It is also capable of decoding 30 frames/s of CIF at 384 kbit/s at 20 MHz, and 15 frames/s of QCIF at 64 kbit/s at 3 MHz. Post-processing is added to the decoder to enhance the visual quality for low bit rate coded video sequences.
引用
收藏
页码:122 / 127
页数:6
相关论文
共 50 条
  • [1] Parallel algorithm implementation of MPEG-4 video decoder on DSP
    Li, DM
    Li, ZH
    [J]. NEURAL NETWORK AND DISTRIBUTED PROCESSING, 2001, 4555 : 148 - 153
  • [2] Quality Assessment of the MPEG-4 Scalable Video CODEC
    Niedermeier, Florian
    Niedermeier, Michael
    Kosch, Harald
    [J]. IMAGE ANALYSIS AND PROCESSING - ICIAP 2009, PROCEEDINGS, 2009, 5716 : 297 - 306
  • [3] MPEG-4 video codec on an ARM core and AMIBA
    Park, JH
    Kim, IK
    Kim, SM
    Park, SM
    Koo, BT
    Shin, KS
    Seo, KB
    Cha, JJ
    [J]. PROCEEDINGS OF WORKSHOP AND EXHIBITION ON MPEG-4, 2002, : 95 - 98
  • [4] MPEG-4 video codec for mobile multimedia applications
    Park, J
    Koo, B
    Kim, S
    Kim, I
    Cho, H
    [J]. ICCE: 2001 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2001, : 156 - 157
  • [5] Hardware-software implementation of MPEG-4 video codec
    Kim, SM
    Park, JH
    Park, SM
    Koo, BT
    Shin, KS
    Suh, KB
    Kim, IK
    Eum, NW
    Kim, KS
    [J]. ETRI JOURNAL, 2003, 25 (06) : 489 - 502
  • [6] An efficient architecture of DCTQ module in MPEG-4 video codec
    Suh, K
    Park, S
    Kim, S
    Koo, B
    Kim, I
    Kim, K
    Cho, H
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 777 - 780
  • [7] VLSI architecture of MacroBlockIP module in MPEG-4 video codec
    School of Electric and Information Eng., Naval University of Eng., Wuhan 430033, China
    [J]. Dianzi Qijian, 2006, 4 (1158-1163):
  • [8] Performance analysis and architecture evaluation of MPEG-4 video codec system
    Chang, HC
    Chen, LG
    Hsu, MY
    Chang, YC
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 449 - 452
  • [9] An MPEG-4 video codec SOC for mobile multi media applications
    Stabernack, B
    von Cölln, G
    [J]. ICCE: 2003 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2003, : 248 - 249
  • [10] A Java']Java-based MPEG-4 like video codec
    Liu, DY
    Tsai, CW
    Wu, JL
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (01) : 200 - 205