A scalable high-linearity two-step DTC-assisted voltage-to-time converter with rail-to-rail input-range for time-based circuits

被引:1
|
作者
Miremadi, Amir Hossein [1 ]
Hashemipour, Omid [1 ]
机构
[1] Shahid Beheshti Univ, Fac Elect Engn, Tehran, Iran
关键词
Delay element; Linearity; Voltage-to-time converter; Digital-to-time converter; Threshold quantization; Digital to analog converter; OF-THE-ART; ADC;
D O I
10.1016/j.aeue.2020.153501
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a highly digital voltage-to-time converter (VTC), which is compatible with advances in CMOS scaling and ability of operating under low supply voltages. The proposed design utilizes coarse-fine structure which operates at rail-to-rail input range with high linearity, as well as making it possible to increase the gain conversion and output delay range of VTC up to a desired value. The inverter-based implementation of the proposed VTC makes it suitable for time-based circuits which use digital-like circuits to perform time-mode signal processing (TMSP). The presented VTC is designed and simulated in TSMC 90-nm CMOS technology at supply voltage of 1 V, which shows a conversion gain of 5 ns/V, and the output delay range is as high as 5000 ps. With a 33.3 MHz sampling frequency, the VTC exhibits a signal-to-noise-and distortion ratio (SNDR) of 56 dB, while the power consumption is 210 mu W.
引用
收藏
页数:12
相关论文
共 2 条
  • [1] A High-resolution, High-linearity, Two-step Time-to-Digital Converter for Wideband Counter-assisted ADPLL in 0.13um CMOS
    Ji, Wei-wei
    Liu, Peng-fei
    Niu, Yang-yang
    Li, Wei
    Li, Ning
    Ren, Jun-yan
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1055 - 1057