An efficient algorithm for density-balanced partitioning in distributed PageRank

被引:0
|
作者
Sangamuang, Sumalee [1 ]
Boonma, Pruet [1 ]
Natwichai, Juggapong [1 ]
机构
[1] Chiang Mai Univ, Dept Comp Engn, Data Engn & Network Technol Lab, Chiang Mai 50200, Thailand
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Google's PageRank is the most notable approach for web search ranking. In general, web pages are represented by web-link graph; a web-page is represented by a node, and a link between two pages is represented by an edge. In particular, it is not efficient to perform PageRank of a large web-link graph in a single computer. Distributed systems, such as P2P, are viable choices to address such limitation. In P2P-based PageRank, each computational peer contains a partial web-link graph, i.e., a sub-graph of the global web-link graph, and its PageRank is computed locally. The convergence time of a PageRank calculation is affected by the web-link graph density, i.e., the ratio of the number of edges to the number of nodes, such that if a web-link graph has high density, it will take longer time to converge. As the execution time to compute the P2P-based web ranking is influenced by the execution time of the slowest peer to compute the local ranking, the density-balanced local web-link graph partitioning can be highly desirable. This paper addresses a density-balanced partitioning problem and proposes an efficient algorithm for the problem. The experiment results show that the proposed algorithm can effectively partition graph into density-balanced subgraph with an acceptable cost.
引用
收藏
页码:118 / 123
页数:6
相关论文
共 50 条
  • [1] Impact of minimum-cut density-balanced partitioning solutions in distributed webpage ranking
    Sumalee Sangamuang
    Pruet Boonma
    Juggapong Natwichai
    Wanpracha Art Chaovalitwongse
    Optimization Letters, 2020, 14 : 521 - 533
  • [2] Impact of minimum-cut density-balanced partitioning solutions in distributed webpage ranking
    Sangamuang, Sumalee
    Boonma, Pruet
    Natwichai, Juggapong
    Chaovalitwongse, Wanpracha Art
    OPTIMIZATION LETTERS, 2020, 14 (03) : 521 - 533
  • [3] iDBP: A Distributed Min-Cut Density-Balanced Algorithm for Incremental Web-Pages Ranking
    Sangamuang, Sumalee
    Boonma, Pruet
    Natwichai, Juggapong
    ADVANCES ON P2P, PARALLEL, GRID, CLOUD AND INTERNET COMPUTING, 3PGCIC-2018, 2019, 24 : 3 - 13
  • [4] A Distributed Algorithm for Balanced Hypergraph Partitioning
    Yang, Wenyin
    Wang, Guojun
    Ma, Li
    Wu, Shiyang
    ADVANCES IN SERVICES COMPUTING, 2016, 10065 : 477 - 490
  • [5] JA-BE-JA: A Distributed Algorithm for Balanced Graph Partitioning
    Rahimian, Fatemeh
    Payberah, Amir H.
    Girdzijauskas, Sarunas
    Jelasity, Mark
    Haridi, Seif
    2013 IEEE 7TH INTERNATIONAL CONFERENCE ON SELF-ADAPTIVE AND SELF-ORGANIZING SYSTEMS (SASO), 2013, : 51 - 60
  • [6] JA-BE-JA: A distributed algorithm for balanced graph Partitioning
    Rahimian, Fatemeh
    Payberah, Amir H.
    Girdzijauskas, Sarunas
    Jelasity, Mark
    Haridi, Seif
    International Conference on Self-Adaptive and Self-Organizing Systems, SASO, 2013, : 51 - 60
  • [7] PPR-partitioning: a distributed graph partitioning algorithm based on the personalized PageRank vectors in vertex-centric systems
    Soudani, Nasrin Mazaheri
    Fatemi, Afsaneh
    Nematbakhsh, Mohammadali
    KNOWLEDGE AND INFORMATION SYSTEMS, 2019, 61 (02) : 847 - 871
  • [8] PPR-partitioning: a distributed graph partitioning algorithm based on the personalized PageRank vectors in vertex-centric systems
    Nasrin Mazaheri Soudani
    Afsaneh Fatemi
    Mohammadali Nematbakhsh
    Knowledge and Information Systems, 2019, 61 : 847 - 871
  • [9] An efficient partitioning algorithm for distributed virtual environment systems
    Lui, JCS
    Chan, MF
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2002, 13 (03) : 193 - 211
  • [10] An efficient multi-way algorithm for balanced partitioning of VLSI circuits
    Tan, X
    Tong, J
    Tan, P
    Park, N
    Lombardi, F
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 608 - 613