Securing IEEE 1687 Standard On-chip Instrumentation Access using PUF

被引：0
|
作者：
Kumar, Sudeendra K. [1 ]
Satheesh, Naini [1 ]
Mahapatra, Abhishek [1 ]
Sahoo, Sauvagya [1 ]
机构：
[1] Natl Inst Technol, Rourkela, India
来源：
PROCEEDINGS OF 2016 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS) | 2016年
关键词：
IEEE; 1687-2014; Physical Unclonable Function; Hardware Security;
D O I：
10.1109/iNIS.2016.15
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Large number of on-chip instruments support post-silicon validation, volume test, debug, diagnosis and in-field monitoring of an integrated circuit. The IEEE 1687-2014 (Internal JTAG or IJTAG) standard is an effective method for accessing the on-chip instruments. Streamlined access to on-chip instruments through IJTAG is prone to abuse and lead to security issues. An adversary can leak confidential data or get an access to design details of IC through IJTAG network. Recently, locking and unlocking mechanism for IJTAG is proposed to secure the access to on-chip instruments. This paper presents a novel Physical Unclonable Function (PUF) based secure access method for on-chip instruments which enhances the security of IJTAG network and reduces the routing congestion in an integrated circuit.
引用
收藏
页码：56 / 61
页数：6
相关论文
共 41 条
  • [31] A 60-GHz On-Chip Antenna Over an AMC Using a Standard 65-nm CMOS Technology
    Yang, Wanlan
    Ma, Kaixue
    Yeo, Kiat Seng
    Lim, Wei Meng
    Lu, Lu
    2014 XXXITH URSI GENERAL ASSEMBLY AND SCIENTIFIC SYMPOSIUM (URSI GASS), 2014,
  • [32] On-Chip Scan-Based Test Strategy for a Dependable Many-Core Processor Using a NoC as a Test Access Mechanism
    Zhang, Xiao
    Kerkhoff, Hans G.
    Vermeulen, Bart
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 531 - 537
  • [33] 60-GHz AMC-Based Circularly Polarized On-Chip Antenna Using Standard 0.18-μm CMOS Technology
    Bao, Xiao-Yue
    Guo, Yong-Xin
    Xiong, Yong-Zhong
    IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2012, 60 (05) : 2234 - 2241
  • [34] A 5.8 GHz 1 V linear power amplifier using a novel on-chip transformer power combiner in standard 90 nm CMOS
    Haldi, Peter
    Chowdhury, Debopriyo
    Reynaert, Patrick
    Liu, Gang
    Niknejad, Ali M.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (05) : 1054 - 1063
  • [35] FROM BENCH-TO-BEDSIDE: REALIZING ON-CHIP ELECTROPHORETIC IMMUNOASSAYS FOR PROTEIN BIOMARKERS IN SERUM USING A STANDARD 9V BATTERY
    Duncombe, T. A.
    Tentori, A. M.
    Hou, C.
    Herr, A. E.
    2012 IEEE 25TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2012,
  • [36] Fully Integrated 2-GHz LNA with On-chip matching for Multi-standard Mobile Receiver using 0.18 μm CMOS Technology
    Mustaffa, Mohd Tafir
    Zayegh, Aladin
    Veljanovski, Ronny
    Stojcevksi, Alex
    Zulkifli, Tun Zainal Azni
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 624 - +
  • [37] Transformer-based low voltage design of 17 GHz mixers with on-chip balun using 0.13-μm standard CMOS process
    Zhang, Li
    Yu, Zhiping
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 457 - +
  • [38] Performance Analysis of the Physical and Medium Access Control Layer Parameters with Effect of Varying Transmission Power using IEEE 802.15.4 Standard for Wireless Body Sensor Networks
    Chiplunkar, Niranjan N.
    Nayak, K. Prabhakar
    Prasad, Durga
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS, 2016, 93 : 639 - 646
  • [39] Ferrite-partially-filled on-chip RF inductor fabricated using low-temperature nano-powder-mixed-photoresist filling technique for standard CMOS
    Yang, Chen
    Liu, Feng
    Ren, Tian-Ling
    Liu, Li-Tian
    Chen, Guang
    Guan, Xiao-Kang
    Wang, Albert
    Yue, Zhen-Xing
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 1038 - +
  • [40] An On-Chip Multi-Mode Buck DC-DC Converter for Fine-Grain DVS on a Multi-Power Domain SoC Using a 65-nm Standard CMOS Logic Process
    Ichihashi, Motoi
    Lhermet, Helene
    Beigne, Edith
    Rothan, Frederic
    Belleville, Marc
    Amara, Amara
    JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (01) : 201 - 210
12345