Securing IEEE 1687 Standard On-chip Instrumentation Access using PUF

被引：0
|
作者：
Kumar, Sudeendra K. [1 ]
Satheesh, Naini [1 ]
Mahapatra, Abhishek [1 ]
Sahoo, Sauvagya [1 ]
机构：
[1] Natl Inst Technol, Rourkela, India
来源：
PROCEEDINGS OF 2016 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS) | 2016年
关键词：
IEEE; 1687-2014; Physical Unclonable Function; Hardware Security;
D O I：
10.1109/iNIS.2016.15
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Large number of on-chip instruments support post-silicon validation, volume test, debug, diagnosis and in-field monitoring of an integrated circuit. The IEEE 1687-2014 (Internal JTAG or IJTAG) standard is an effective method for accessing the on-chip instruments. Streamlined access to on-chip instruments through IJTAG is prone to abuse and lead to security issues. An adversary can leak confidential data or get an access to design details of IC through IJTAG network. Recently, locking and unlocking mechanism for IJTAG is proposed to secure the access to on-chip instruments. This paper presents a novel Physical Unclonable Function (PUF) based secure access method for on-chip instruments which enhances the security of IJTAG network and reduces the routing congestion in an integrated circuit.
引用
收藏
页码：56 / 61
页数：6
相关论文
共 41 条
  • [21] A fully integrated 26.5 dBm CMOS power amplifier for IEEE 802.11a WLAN standard with on-chip "power inductors"
    Solar, Hector
    Berenguer, Roc
    Adin, Inigo
    Alvarado, Unai
    Cendoya, Iosu
    2006 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-5, 2006, : 1875 - +
  • [22] A 60-GHz On-Chip Antenna Using Standard 0.18 μm CMOS technology
    Wang, Ning
    Gao, Peng
    Kang, Kai
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 1347 - 1349
  • [23] Study of on-chip integrated antennas using standard silicon technology for short distance communications
    Pons, Michel
    Touati, Faycal
    Senn, Patrice
    2005 EUROPEAN CONFERENCE ON WIRELESS TECHNOLOGIES (ECWT), CONFERENCE PROCEEDINGS, 2005, : 253 - 256
  • [24] Study of on-chip integrated antennas using standard silicon technology for short distance communications
    Pons, Michel
    Touati, Faycal
    Senn, Patrice
    35th European Microwave Conference, Vols 1-3, Conference Proceedings, 2005, : 1711 - 1714
  • [25] Low-power technique for on-chip memory using biased partitioning and access concentration
    Kawabe, N
    Usami, K
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 275 - 278
  • [26] On-chip integration of dipole antenna and VCO using standard BiCMOS technology for 10 GHz applications
    Touati, F
    Pons, M
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 493 - 496
  • [27] Built-in self-test scheme for on-chip diagnosis, compliant with the IEEE 1149.4 mixed-signal test bus standard
    Acevedo, GOD
    Ramirez-Angulo, J
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 149 - 152
  • [28] Innovative built-in self-test schemes for on-chip diagnosis, compliant with the IEEE 1149.4 mixed-signal test bus standard
    Ducoudray-Acevedo, GO
    Ramírez-Angulo, J
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (01): : 21 - 28
  • [29] Innovative Built-In Self-Test Schemes for On-Chip Diagnosis, Compliant with the IEEE 1149.4 Mixed-Signal Test Bus Standard
    Gladys Omayra Ducoudray-Acevedo
    Jaime Ramírez-Angulo
    Journal of Electronic Testing, 2003, 19 : 21 - 28
  • [30] Fully Digital On-Chip Memory Using Minimum Height Standard Cells for Near-Threshold Voltage Computing
    Shiomi, Jun
    Ishihara, Tohru
    Onodera, Hidetoshi
    PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 44 - 49
12345