Design of Voltage Reference with Low Sensitivity to Process, Supply Voltage and Temperature Variations

被引:0
|
作者
Gopal, Hande Vinayak [1 ]
Baghini, Maryam Shojaei [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Bombay 400076, Maharashtra, India
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A CMOS process-insensitive voltage reference generator, which is based on the weighted sum of thermal voltage and difference of threshold voltages, is presented. The voltage reference circuit uses high VTH and regular VTH transistors and produces reference level of 422mV. The proposed technique is analyzed theoretically and its results are compared with other methods. The circuit is designed and simulated in standard 180nm mixed mode CMOS technology for low-cost low-power applications. The circuit operates at minimum supply voltage of 1 V with maximum drawn current of 577nA only. A temperature coefficient of 36ppm/degrees C is achieved with line sensitivity of 0.01%/V. The proposed reference generator exhibits PSRR of -60.34 dB and -37.09 dB at 100Hz and 1MHz, respectively.
引用
收藏
页码:89 / 92
页数:4
相关论文
共 50 条
  • [1] A Simple Current Reference with Low Sensitivity to Supply Voltage and Temperature
    Abe, Tatsuya
    Tanimoto, Hiroshi
    Yoshizawa, Shingo
    PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS - MIXDES 2017, 2017, : 67 - 72
  • [2] A Resistorless Current Reference Source for 65 nm CMOS Technology with Low Sensitivity to Process, Supply Voltage and Temperature Variations
    Lukaszewicz, Michal
    Borejko, Tomasz
    Pleskacz, Witold A.
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 75 - 79
  • [3] A resistorless voltage reference source for 90 nm CMOS technology with low sensitivity to process and temperature variations
    Borejko, Tomasz
    Pleskacz, Witold A.
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 38 - 43
  • [4] A LOW SUPPLY VOLTAGE HIGH PSRR VOLTAGE REFERENCE IN CMOS PROCESS
    THAM, KM
    NAGARAJ, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (05) : 586 - 590
  • [5] Design of a Compact and Low Supply Voltage CMOS Voltage Reference Generator
    Basyurt, Pinar Basak
    Bonizzoni, Edoardo
    Maloberti, Franco
    Aksin, Devrim Yilmaz
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 740 - 743
  • [6] A Low Supply Voltage, Low Line Sensitivity and High PSRR Subthreshold CMOS Voltage Reference
    Thakur, Arvind
    Pandey, Rishikesh
    Rai, Shireesh Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (12)
  • [7] Design of CMOS IO drivers with less sensitivity to process, voltage, and temperature variations
    Esch, G
    Chen, T
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 312 - 317
  • [8] Resistorless switched-capacitor bandgap voltage reference with low sensitivity to process variations
    Klimach, H.
    Costa, A. L. T.
    Monteiro, M. F. C.
    Bampi, S.
    ELECTRONICS LETTERS, 2013, 49 (23) : 1448 - 1449
  • [9] Design of Bandgap Reference and Current Reference Generator with Low Supply Voltage
    Han, Dong-Ok
    Kim, Jeong-Hoon
    Kim, Nam-Heung
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1725 - 1728
  • [10] CASCADE SYSTEM WITH ZERO SENSITIVITY TO VARIATIONS OF SUPPLY VOLTAGE AND TEMPERATURE OF ENVIRONMENT
    ABLIN, AN
    STRUKOV, IA
    KHOTUNTS.YL
    ETKIN, VS
    RADIOTEKHNIKA I ELEKTRONIKA, 1973, 18 (07): : 1423 - 1428