Hierarchical block matching motion estimation on a hypercube multiprocessor

被引:0
|
作者
Konstantopoulos, C
Svolos, A
Kaklamanis, C
机构
[1] Univ Patras, Comp Engn & Informat Dept, GR-15773 Athens, Greece
[2] Comp Technol Inst, GR-15773 Athens, Greece
来源
PARALLEL COMPUTATION | 1999年 / 1557卷
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Block matching motion estimation algorithms are widely used in video coding schemes. In this paper, we design an efficient hierarchical block matching motion estimation (HBMME) algorithm on a hypercube multiprocessor. Unlike systolic array designs, this solution is not tied down to specific values of algorithm parameters and thus offers increased flexibility. Moreover, the hypercube network can efficiently handle the non regular data flow of the HBMME algorithm. We also assume that our multiprocessor is fine grained in contrast to most programmable architectures used in video coding where processors usually have a large local memory. Apart from its practicality, the constraint of limited local memory makes the algorithm design more challenging and thus more theoretically interesting.
引用
收藏
页码:265 / 275
页数:11
相关论文
共 50 条
  • [1] A thresholding hierarchical block matching algorithm for motion estimation
    Xia, X
    Shi, YQ
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 624 - 627
  • [2] An efficient parallel algorithm for hierarchical block matching motion estimation
    Konstantopoulos, C
    Svolos, A
    Kaklamanis, C
    [J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING '99, PARTS 1-2, 1998, 3653 : 481 - 490
  • [3] MOTION ESTIMATION VIA HIERARCHICAL BLOCK MATCHING AND GRAPH CUT
    Zheng, Amin
    Yuan, Yuan
    Jaiswal, Sunil Prasad
    Au, Oscar C.
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2015, : 4371 - 4375
  • [4] A fast VLSI architecture of a hierarchical block matching algorithm for motion estimation
    Ghosh, Kausik
    Dhar, Anindya Sundar
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2016, 11 (01) : 37 - 46
  • [5] A hierarchical design methodology for full-search block matching motion estimation
    Rehan, Mohamed
    El-Kharashi, M. Watheq
    Gebali, Fayez
    [J]. MULTIDIMENSIONAL SYSTEMS AND SIGNAL PROCESSING, 2006, 17 (04) : 327 - 341
  • [6] A hierarchical design methodology for full-search block matching motion estimation
    Mohamed Rehan
    M. Watheq El-Kharashi
    Fayez Gebali
    [J]. Multidimensional Systems and Signal Processing, 2006, 17 : 327 - 341
  • [7] Erratum to: A fast VLSI architecture of a hierarchical block matching algorithm for motion estimation
    Kausik Ghosh
    Anindya Sundar Dhar
    [J]. Journal of Real-Time Image Processing, 2016, 11 : 47 - 47
  • [8] Block Matching Algorithms for Motion Estimation
    Hassen, Wissal
    Amiri, Hamid
    [J]. 2013 7TH IEEE INTERNATIONAL CONFERENCE ON E-LEARNING IN INDUSTRIAL ELECTRONICS (ICELIE), 2013, : 136 - 139
  • [9] Hierarchical systolic array design for full-search block matching motion estimation
    Gebali, F
    [J]. PROCEEDINGS OF THE FOURTH IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, 2004, : 76 - 80
  • [10] HIERARCHICAL GATE-ARRAY ROUTING ON A HYPERCUBE MULTIPROCESSOR
    OLUKOTUN, OA
    MUDGE, TN
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1990, 8 (04) : 313 - 324