Control and Management Plane in a Multi-stage Software Router Architecture

被引:0
|
作者
Bianco, A. [1 ]
Birke, R. [1 ]
Finochietto, J. [2 ]
Giraudo, L. [1 ]
Marenco, F. [1 ]
Mellia, M. [1 ]
Khan, A. [3 ]
Manjunath, D. [3 ]
机构
[1] Politecn Torino, Dip Elettron, Turin, Italy
[2] Univ Nacl Cordoba, CONICET, RA-5000 Cordoba, Argentina
[3] Indian Inst Technol, Bombay 110016, Maharashtra, India
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Software routers based on Personal Computer (PC) architectures are receiving increasing attention in the research community. However, a router based on a single PC suffers from limited bus and Central Processing Unit (CPU) bandwidth, high memory access latency, limited scalability in terms of number of network interface cards, and lack of resilience mechanisms. Multi-stage architectures created by interconnecting several PCs are an interesting alternative since they allow to i) increase the performance of single-software routers, ii) scale router size, iii) distribute packet-forwarding and control functionalities, iv) recover from single-component failures, and v) incrementally upgrade router performance. However, a crucial issue is to hide the internal details of the interconnected architecture so that the architecture behaves externally as a single router, especially when considering the control and the management plane. In this paper, we describe a control protocol for a previously proposed multi-stage architecture based on PC interconnection. The protocol permits information exchange among internal PCs to support: i) configuration of the interconnected architecture, ii) packet forwarding, iii) routing table distribution, iv) management of the internal devices. The protocol is operating system independent, since it interacts with software routing suites such as Quagga and Xorp, and it is under test in our labs on a small-scale prototype of the multi-stage router.
引用
收藏
页码:231 / +
页数:2
相关论文
共 50 条
  • [1] NetFPGA-based Load Balancer for a Multi-Stage Router Architecture
    Atalla, Shadi
    Bianco, Andrea
    Birke, Robert
    Giraudo, Luca
    [J]. 2014 WORLD CONGRESS ON COMPUTER APPLICATIONS AND INFORMATION SYSTEMS (WCCAIS), 2014,
  • [2] On-line Power Savings in a Distributed Multi-stage Router Architecture
    Bianco, Andrea
    Debele, Fikru Getachew
    Giraudo, Luca
    [J]. 2012 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2012,
  • [3] SNMP Management in a Distributed Software Router Architecture
    Bianco, Andrea
    Birke, Robert
    Debele, Fikru Getachew
    Giraudo, Luca
    [J]. 2011 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2011,
  • [4] Flow control in a multi-plane multi-stage buffered packet switch
    Chao, H. Jonathan
    Park, Jinsoo
    [J]. 2007 WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2007, : 229 - +
  • [5] MBL: A Multi-Stage Bufferless High-radix Router
    Yang, Wenxiang
    Dong, Dezun
    Zhao, Jingyue
    Li, Cunlu
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2016, : 532 - 533
  • [6] A programmable router architecture supporting control plane extensibility
    Gao, J
    Steenkiste, P
    Takahashi, E
    Fisher, A
    [J]. IEEE COMMUNICATIONS MAGAZINE, 2000, 38 (03) : 152 - 159
  • [7] CONTROL OF A MULTI-STAGE INVENTORY
    CARLSON, PG
    ECKERT, DC
    STUMPFF, RE
    [J]. OPERATIONS RESEARCH, 1961, 9 : B28 - B29
  • [8] MiniDeviation: An Efficient Multi-Stage Bus-Aware Global Router
    Zhu, Weida
    Zhang, Xinghai
    Liu, Genggeng
    Guo, Wenzhong
    Wang, Ting-Chi
    [J]. 2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [9] Architecture for multi-stage network attack traceback
    Strayer, WT
    Jones, CE
    Schwartz, BI
    Mikkelson, J
    Livadas, C
    [J]. LCN 2005: 30TH CONFERENCE ON LOCAL COMPUTER NETWORKS, PROCEEDINGS, 2005, : 776 - 783
  • [10] Software Data Plane and Flow Switching Plane Separation in Next-Generation Router Architecture
    Gao Xianming
    Wang Baosheng
    Zhang Xiaozhe
    Wang Xu'an
    [J]. 2015 10TH INTERNATIONAL CONFERENCE ON P2P, PARALLEL, GRID, CLOUD AND INTERNET COMPUTING (3PGCIC), 2015, : 194 - 199