共 50 条
- [1] Analysis of lumped element negative group delay circuit [J]. Transactions of the Korean Institute of Electrical Engineers, 2010, 59 (02): : 374 - 379
- [2] Study of Active Negative Group Delay Circuit Based on LNA and RLC-Parallel Network [J]. PROGRESS IN ELECTROMAGNETICS RESEARCH LETTERS, 2021, 96 : 137 - 145
- [3] DELAY EVALUATION WITH LUMPED LINEAR RLC INTERCONNECT CIRCUIT MODELS [J]. ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE DECENNIAL CALTECH CONFERENCE ON VLSI, 1989, : 143 - 158
- [4] Wideband Passive Resistorless Negative Group Delay Circuit [J]. 2023 IEEE MTT-S LATIN AMERICA MICROWAVE CONFERENCE, LAMC, 2023, : 152 - 154
- [7] CSRR DGS-Based Bandpass Negative Group Delay Circuit Design [J]. IEEE ACCESS, 2023, 11 : 20309 - 20318
- [8] Miniaturized Negative Group Delay Circuit Using Defected Microstrip Structure and Lumped Elements [J]. 2013 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (IMS), 2013,
- [10] A design of passive negative shunt inductance circuit using negative group delay network [J]. IEICE ELECTRONICS EXPRESS, 2018, 15 (12):