DS-CDMA Receiver using Switched-Capacitor Analog Correlator Circuit for Parallel Processing System LSIs

被引:0
|
作者
Eltokhy, Mostafa Aly Refay [1 ]
机构
[1] Helwan Univ, Fac Ind Educ, Dept Elect Technol, Cairo, Egypt
关键词
Analog correlator; CDMA; spread spectrum; switched-capacitor; tradeoff;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A switched-capacitor analog correlator using balanced charge pump circuit, capable of pumping same amount of charge in positive and negative direction is proposed for Code Division Multiple Access (CDMA) bus interface. In addition, the amount of charge injection is independent of the output voltage. The proposed charge pump circuit is applied to the analog correlator in the receiver module of CDMA wired bus interface. The bus architecture features low bus power consumption, noise tolerance and dynamical programmability. The new circuit operates at 100MHz. Simulation results of the CDMA bus interface by using 3.3V supply voltage for the proposed analog correlator, verified that the charge pump circuit fulfils its design requirements.
引用
收藏
页码:46 / 49
页数:4
相关论文
共 18 条
  • [1] Switched-capacitor analog correlator using balanced charge pump circuit for CDMA bus interface
    Eltokhy, Mostafa Aly Refay
    [J]. IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 198 - 202
  • [2] A new analog correlator circuit for DS-CDMA wireless applications
    Eltokhy, MAR
    Tan, BK
    Matsuoka, T
    Taniguchi, K
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (05): : 1294 - 1301
  • [3] Analog Correlator by a Dynamically-Reconfigured Switched-Capacitor Circuit
    Kobayashi, Fuminori
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022,
  • [4] High speed switched-capacitor analog correlator with balanced charge pump circuit for wired CDMA bus interface
    Eltokhy, Mostafa Aly Refay
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2010, 64 (09) : 867 - 873
  • [5] Speed-Power-Resolution Tradeoff in Switched-Capacitor Analog Correlator Circuit
    Eltokhy, Mostafa Aly Refay
    [J]. SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 94 - 97
  • [6] Adaptive-correlator receiver for DS-CDMA mobile radio system
    Krenz, R
    Wesolowski, K
    [J]. FIRST IEEE SIGNAL PROCESSING WORKSHOP ON SIGNAL PROCESSING ADVANCES IN WIRELESS COMMUNICATIONS, 1997, : 237 - 240
  • [7] A mixed analog–digital fast hamming-weight filtering circuit using switched-capacitor arrays
    Saleh Abdel-hafeez
    Behrooz Parhami
    Mohammad Al-Hammouri
    [J]. Analog Integrated Circuits and Signal Processing, 2015, 83 : 35 - 44
  • [8] Adaptive multi-stage parallel interference cancellation receiver for multi-rate DS-CDMA system
    Han, SH
    Lee, JH
    [J]. IEEE 54TH VEHICULAR TECHNOLOGY CONFERENCE, VTC FALL 2001, VOLS 1-4, PROCEEDINGS, 2001, : 591 - 594
  • [9] Adaptive multi-stage parallel interference cancellation receiver for multi-rate DS-CDMA system
    Han, SH
    Lee, JH
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2004, E87B (08) : 2401 - 2405
  • [10] Wireless packet transmission with variable processing gain control in packet-switched and circuit-switched mode integrated DS-CDMA systems
    Ito, T
    Sampei, S
    Morinaga, N
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2001, 84 (10): : 16 - 26