Threshold Voltage Shift Effect of a-Si:H TFTs Under Bipolar Pulse Bias

被引:7
|
作者
Hu, Zhijin [1 ]
Wang, Lisa Ling [2 ]
Liao, Congwei [2 ]
Zeng, Limei [3 ]
Lee, Chang-Yeh [3 ]
Lien, Alan [3 ]
Zhang, Shengdong [1 ,2 ]
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
[2] Peking Univ, Shenzhen Grad Sch, Sch Elect & Comp Engn, Shenzhen 518055, Peoples R China
[3] Shenzhen China Star Optoelect Technol Co Ltd, Shenzhen 518107, Peoples R China
基金
中国国家自然科学基金;
关键词
Amorphous silicon; bipolar pulse bias stress (BPBS); thin-film transistor (TFT); threshold voltage shift (Delta V-TH); unipolar pulse bias stress (UPBS); THIN-FILM TRANSISTORS; INSTABILITY MECHANISMS; SILICON-NITRIDE; CONDUCTION; DEPENDENCE; MODEL;
D O I
10.1109/TED.2015.2481434
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Threshold voltage shift (Delta V-TH) effect of hydrogenated amorphous silicon thin-film transistors under bipolar pulse bias stress (BPBS) is investigated. The dependence of the Delta V-TH effect on the signal pulsewidth, stress temperature, and negative pulse voltage magnitude of the BPBS is systematically measured, and explained by the charge trapping and detrapping theory. Results show that the BPBS leads to a noticeably suppressed Delta V-TH, compared with the conventional unipolar pulse bias stress. It is suggested that the BPBS with proper negative pulse voltage magnitude and low pulse frequency is an effective way of suppressing Delta V-TH, especially when the thin-film transistors work relatively at high temperature.
引用
收藏
页码:4037 / 4043
页数:7
相关论文
共 50 条
  • [1] Estimate Threshold Voltage Shift in a-Si:H TFTs Under Increasing Bias Stress
    Liu, Shou-En
    Kung, Chen-Pang
    Hou, Jack
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (01) : 65 - 69
  • [2] Modified threshold voltage shift model in a-Si:H TFTs under prolonged gate pulse stress
    Liu, Shou-En
    Kung, Chen-Pang
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) : 734 - 736
  • [3] Threshold voltage shift variation of a-Si:H TFTs with anneal time
    Indluru, A.
    Venugopal, S. M.
    Allee, D. R.
    Alford, T. L.
    AMORPHOUS AND POLYCRYSTALLINE THIN-FILM SILICON SCIENCE AND TECHNOLOGY - 2010, 2010, 1245 : 403 - 408
  • [4] Localization of gate bias induced threshold voltage degradation in a-Si:H TFTs
    Shringarpure, Rahul
    Venugopal, Sameer
    Clark, Lawrence T.
    Allee, David R.
    Bawolek, Edward
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (01) : 93 - 95
  • [5] Threshold voltage performance of a-Si:H TFTs for analog applications
    Karim, KS
    Sakariya, K
    Nathan, A
    AMORPHOUS AND NANOCRYSTALLINE SILICON-BASED FILMS-2003, 2003, 762 : 247 - 252
  • [6] Drain bias dependent threshold voltage shift of a-Si:H TFT due to the pulsed stress
    Park, Sang-Geun
    Lee, Jae-Hoon
    Han, Sang-Myen
    Kim, Sun-Jae
    Han, Min-Koo
    AMORPHOUS AND POLYCRYSTALLINE THIN-FILM SILICON SCIENCE AND TECHNOLOGY 2007, 2007, 989 : 321 - 326
  • [7] Effect of Charge Trapping/Detrapping on Threshold Voltage Shift of IGZO TFTs under AC Bias Stress
    Kim, Sun-Jae
    Lee, Soo-Yeon
    Lee, Young Wook
    Kuk, Seung-Hee
    Kwon, Jang-Yeon
    Hana, Min-Koo
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2012, 15 (04) : H108 - H110
  • [8] Equivalent circuit description of threshold voltage shift in a-Si:H TFTs from a probabilistic analysis of carrier population dynamics
    Sambandan, Sanjiv
    Nathan, Arokia
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2306 - 2311
  • [9] Bias Dependent of Threshold Voltage Shift of a-Si:H TFT with DC and AC Stress on the Gate Electrode
    Jeong, Seung-Woo
    Park, Dong-Young
    Choi, Hoon
    Moon, Kyo-Ho
    Choi, Young-Seok
    Koo, Do-Hoi
    IDW'10: PROCEEDINGS OF THE 17TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2010, : 789 - 790
  • [10] Threshold Voltage Shift in a-Si:H Thin film Transistors under ESD stress Conditions
    Sinha, Rajat
    Bhattacharya, Prasenjit
    Sambandan, Sanjiv
    Shrivastava, Mayank
    2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,