Extended phase noise performance in mutual negative resistance CMOS LC oscillator for low supply voltages

被引:7
|
作者
Worapishet, Apisak [1 ]
机构
[1] Mahanakorn Univ Technol, Mahanakorn Microelect Res Ctr, Bangkok 10530, Thailand
关键词
analog circuits; LC oscillator circuits; CMOS analog circuits; high-frequency circuits;
D O I
10.1093/ietele/e89-c.6.732
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A LC oscillator based upon the quadrature magnetic coupling to generate a mutual negative resistance (mu-R) is introduced. The topology offers enhanced optimum phase noise at low supply voltages by enabling extended circuit operation in the current-limited regime through the control of its mutual inductors' coupling factor, k. The principal operation of the mu-R oscillator is described and its comparison with the popular cross-coupled topology is discussed. The capability of the technique is demonstrated via design examples of 1.8 GHz oscillators. Simulations show that, by employing inductors with a self-inductance of 2 nH, a quality factor of about 7.5 and a coupling k=0.52, the mu-R oscillator exhibits the minimum phase noise of -142 dBc/Hz at 3 MHz-offset with 18 mA bias current and 2 V supply. This is 3-dB more than the minimum achievable phase noise in the cross-coupled oscillator with identical component parameters and supply voltage level.
引用
收藏
页码:732 / 738
页数:7
相关论文
共 50 条
  • [1] A mutual-negative-resistance quadrature CMOS LC oscillator
    Worapishet, A
    Virunphun, S
    Chongcheawchamnan, M
    Srisathit, S
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 137 - 140
  • [2] Design of an ultra low power low phase noise CMOS LC oscillator
    Ebrahimzadeh, Mahdi
    World Academy of Science, Engineering and Technology, 2011, 51 : 1251 - 1254
  • [3] Increasing power efficiency in the design of a low power and low phase noise CMOS LC oscillator
    Kebria, Saeed Soleymani
    Ghonoodi, Hojat
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (01) : 18 - 30
  • [4] An analytic approach used to design a low power and low phase noise CMOS LC oscillator
    Dehghani, R
    Behroozi, H
    PROCEEDINGS OF THE 2004 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM AND EXPOSITION, 2005, : 432 - 435
  • [5] Phase noise on a 2-GHz CMOS LC oscillator
    Xie, DM
    Forbes, L
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (07) : 773 - 778
  • [6] Phase noise analysis of the LC-tank CMOS oscillator
    Andreani, P
    22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 147 - 150
  • [7] A Top-Biased Mutual Negative Resistance LC Oscillator Technique
    Worapishet, Apisak
    Roopkom, Ittipat
    Khumsat, Phanumas
    2007 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2007, : 827 - +
  • [8] A Low Phase-Noise CMOS Voltage-Controlled Oscillator with a Series LC Resonator
    Oh, Nam-Jin
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION AND COMMUNICATIONS (ICEIC), 2014,
  • [9] A CMOS Low-Noise Low-Power Quadrature LC Oscillator
    Ebrahimi, Emad
    Naseh, Sasan
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1305 - 1308
  • [10] Study and simulation of CMOS LC oscillator phase noise and jitter.
    McCorquodale, MS
    Ding, MK
    Brown, RB
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 665 - 668