High-speed 2-D convolution with a custom computing machine

被引:1
|
作者
Peterson, JB
Athanas, PM
机构
[1] Bradley Department of Electrical Engineering, Virginia Polytechnic Institute, State University, Blacksburg
关键词
D O I
10.1007/BF00936943
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Custom computing machines, a class of computational platforms consisting of reconfigurable functional units with reconfigurable interconnection networks, provide a middle-ground between special-purpose hardware, which provide high execution speed, and general-purpose computers, which offer flexibility. The Splash-2 system, one such custom computing machine, is an experimental platform for complex computations requiring the high speed of special-purpose hardware. The reconfigurability and modularity of Splash-2, along with automated synthesis tools, allow for rapid, staged development of applications. This paper demonstrates the applicability of Splash-2 to the image-processing area and gives an introduction to the programming environment used in developing applications. An example image-processing application based upon two-dimensional convolution is described and the operating procedures of custom computing machines are presented. Also presented are the details of directly implementing two-dimensional convolution in a straight-forward, systolic fashion in reconfigurable hardware.
引用
收藏
页码:7 / 19
页数:13
相关论文
共 50 条
  • [1] Memory-Efficient High-Speed Convolution-based Generic Structure for Multilevel 2-D DWT
    Mohanty, Basant Kumar
    Meher, Pramod Kumar
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2013, 23 (02) : 258 - 268
  • [2] A HIGH-SPEED 2-D DISCRETE COSINE TRANSFORM CHIP
    SIKSTROM, B
    WANHAMMAR, L
    AFGHAHI, M
    PENCZ, J
    [J]. INTEGRATION-THE VLSI JOURNAL, 1987, 5 (02) : 159 - 169
  • [3] 2-D Electrical Interferometer: A Novel High-Speed Quantizer
    Tousi, Yahya M.
    Afshari, Ehsan
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2010, 58 (10) : 2549 - 2561
  • [4] Configurable high speed 2-D convolution processor and Gabor filter application
    Chen, Shi
    Su, Guangda
    Lu, Jianhua
    [J]. Qinghua Daxue Xuebao/Journal of Tsinghua University, 2010, 50 (04): : 581 - 585
  • [5] High-speed VLSI implementation of 2-d discrete wavelet transform
    Cheng, Chao
    Parhi, Keshab K.
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2008, 56 (01) : 393 - 403
  • [6] A High-Speed 2-D IDCT Processor for Image/Video Decoding
    Chen, Zhang-jin
    Zhang, Zhi-gao
    [J]. PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 3494 - +
  • [7] A high-speed 2-D topography simulator based on a pixel model
    Tazawa, S
    Ochiai, K
    Matsuo, S
    Nakajima, S
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (04) : 386 - 397
  • [8] HIGH-SPEED MULTIDIMENSIONAL CONVOLUTION
    KIM, CE
    STRINTZIS, MG
    [J]. IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1980, 2 (03) : 269 - 273
  • [9] HIGH-SPEED 2-D AND 3-D ANIMATION ON THE IBM PC/XT/AT
    LOOMIS, JM
    EBY, DW
    [J]. BEHAVIOR RESEARCH METHODS INSTRUMENTS & COMPUTERS, 1987, 19 (01): : 10 - 18
  • [10] Arbitrarily variable 2-D filter design and high-speed parallel implementation
    Deng, TB
    [J]. 1998 IEEE SYMPOSIUM ON ADVANCES IN DIGITAL FILTERING AND SIGNAL PROCESSING, 1998, : 139 - 143