PS-Cache: An Energy-Efficient Cache Design for Chip Multiprocessors

被引：0
|
作者：
Valls, Joan J. [1 ]
Ros, Alberto [2 ]
Sahuquillo, Julio [1 ]
Gomez, Maria E. [1 ]
机构：
[1] Univ Politecn Valencia, Dept Comp Engn, Valencia, Spain
[2] Univ Murcia, Dept Engn Technol & Comp, Murcia, Spain
来源：
2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT) | 2013年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：407 / 407
页数：1
相关论文
共 50 条
  • [1] PS-Cache: an energy-efficient cache design for chip multiprocessors
    Valls, Joan J.
    Ros, Alberto
    Sahuquillo, Julio
    Gomez, Maria E.
    [J]. JOURNAL OF SUPERCOMPUTING, 2015, 71 (01): : 67 - 86
  • [2] PS-Cache: an energy-efficient cache design for chip multiprocessors
    Joan J. Valls
    Alberto Ros
    Julio Sahuquillo
    Maria E. Gomez
    [J]. The Journal of Supercomputing, 2015, 71 : 67 - 86
  • [3] AN ENERGY-EFFICIENT TWO-LEVEL CACHE ARCHITECTURE FOR CHIP MULTIPROCESSORS
    Lou, Mian
    Wu, Longsheng
    Shi, Senmao
    Lu, Pengwei
    [J]. 2014 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT, 2014,
  • [4] An Efficient Lightweight Shared Cache Design for Chip Multiprocessors
    Wang, Jinglei
    Wang, Dongsheng
    Xue, Yibo
    Wang, Haixia
    [J]. ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, 2009, 5737 : 28 - 40
  • [5] An Energy-efficient Cache Architecture for Chip-multiprocessors Based on Non-uniformity Accesses
    Safayenikoo, Pooneh
    Asad, Arghavan
    Mohammadi, Farah
    [J]. 2018 IEEE CANADIAN CONFERENCE ON ELECTRICAL & COMPUTER ENGINEERING (CCECE), 2018,
  • [6] Energy Efficient Dim and Dark Cache for Temperature Reduction of Chip Multiprocessors
    Kulkarni, Ashwini
    Mahajan, Shrinivas P.
    [J]. RECENT ADVANCES IN ELECTRICAL & ELECTRONIC ENGINEERING, 2022, 15 (03) : 183 - 197
  • [7] TCache: An Energy-Efficient DRAM Cache Design
    He, Jiacong
    Callenes-Sloan, Joseph
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [8] Multicopy Cache: A Highly Energy-Efficient Cache Architecture
    Chakraborty, Arup
    Homayoun, Houman
    Khajeh, Amin
    Dutt, Nikil
    Eltawil, Ahmed
    Kurdahi, Fadi
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13
  • [9] NoC-Aware Cache Design for Chip Multiprocessors
    Abousamra, Ahmed K.
    Melhem, Rami G.
    Jones, Alex K.
    [J]. PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, : 565 - 566
  • [10] Location Cache Design and Performance Analysis for Chip Multiprocessors
    Nemeth, Jason
    Min, Rui
    Jone, Wen-Ben
    Hu, Yiming
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (01) : 104 - 117
12345