user

Domain-Specific Hardware Accelerators

被引：128
|
作者：
Dally, William J. [1 ]
Turakhia, Yatish [2 ]
Han, Song [3 ]
机构：
[1] Stanford Univ, Nvidia, Stanford, CA 94305 USA
[2] Univ Calif Santa Cruz, Santa Cruz, CA 95064 USA
[3] MIT, Cambridge, MA 02139 USA
来源：
COMMUNICATIONS OF THE ACM | 2020年 / 63卷 / 07期
关键词：
ARCHITECTURE;
D O I：
10.1145/3361682
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
DSAs gain efficiency from specialization and performance from parallelism.
引用
收藏
页码：48 / 57
页数：10
相关论文
共 50 条
  • [1] DNN Model Compression for IoT Domain-Specific Hardware Accelerators
    Russo, Enrico
    Palesi, Maurizio
    Monteleone, Salvatore
    Patti, Davide
    Mineo, Andrea
    Ascia, Giuseppe
    Catania, Vincenzo
    [J]. IEEE INTERNET OF THINGS JOURNAL, 2022, 9 (09) : 6650 - 6662
  • [2] Next-Generation Domain-Specific Accelerators: From Hardware to System
    Shao, Yakun Sophia
    [J]. 2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
  • [3] Code Generation from a Domain-specific Language for C-based HLS of Hardware Accelerators
    Reiche, Oliver
    Schmid, Moritz
    Hannig, Frank
    Membarth, Richard
    Teich, Juergen
    [J]. 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2014,
  • [4] A Reconfigurable Platform for the Design and Verification of Domain-Specific Accelerators
    Park, Sungho
    Cho, Yong Cheol Peter
    Irick, Kevin M.
    Narayanan, Vijaykrishnan
    [J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 108 - 113
  • [5] DOSAGE: Generating Domain-Specific Accelerators for Resource-Constrained Computing
    Limaye, Ankur
    Adegbija, Tosiron
    [J]. 2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2021,
  • [6] Domain-specific library generation for parallel software and hardware platforms
    Franchetti, Franz
    Voronenkol, Yevgen
    Milder, Peter A.
    Chellappa, Srinivas
    Telgarsky, Marek R.
    Shen, Hao
    D'Alberto, Paolo
    de Mesmay, Frederic
    Hoe, James C.
    Moura, Jose M. F.
    Puschel, Marlais
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2530 - +
  • [7] AUTOMATIC GENERATION OF FPGA HARDWARE ACCELERATORS USING A DOMAIN SPECIFIC LANGUAGE
    Menotti, Ricardo
    Cardoso, Joao M. P.
    Fernandes, Marcio M.
    Marques, Eduardo
    [J]. FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 457 - +
  • [8] Robomorphic Computing: A Design Methodology for Domain-Specific Accelerators Parameterized by Robot Morphology
    Neuman, Sabrina M.
    Plancher, Brian
    Bourgeat, Thomas
    Tambe, Thierry
    Devadas, Srinivas
    Reddi, Vijay Janapa
    [J]. ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2021, : 674 - 686
  • [9] From Domain-Specific Languages to Memory-Optimized Accelerators for Fluid Dynamics
    Friebel, Karl F. A.
    Soldavini, Stephanie
    Hempel, Gerald
    Pilato, Christian
    Castrillon, Jeronimo
    [J]. 2021 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER 2021), 2021, : 759 - 766
  • [10] A domain-specific dynamically reconfigurable hardware platform for wireless sensor networks
    Hinkelmann, Heiko
    Zipf, Peter
    Glesner, Manfred
    [J]. ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 313 - 316
12345