The effect of plasma exposure and annealing atmosphere on shallow junction formation using plasma source ion implantation

被引:2
|
作者
Cho, J
Han, S [1 ]
Lee, Y
Kim, OK
Kim, GH
Kim, YW
Lim, H
机构
[1] Korea Inst Sci & Technol, Adv Anal Ctr, Seoul 136791, South Korea
[2] Hanyang Univ Ansan, Dept Phys, Kyonggi Do 425791, South Korea
来源
SURFACE & COATINGS TECHNOLOGY | 2002年 / 157卷 / 01期
关键词
plasma source ion implantation (PSII); recoil implantation; out-diffusion; ultra-shallow junction;
D O I
10.1016/S0257-8972(02)00140-8
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The effect of recoil-implantation and out-diffusion in plasma source ion implantation (PSII) on ultra-shallow p(+)/n junction formation has been studied. Because the wafer is directly exposed to plasma, diborane radicals in the plasma can be adsorbed on the wafer surface. The amount of recoil-implanted boron as an additive dose was measured. In the annealing process, increasing the nitrogen pressure from vacuum to 360 torr, decreased the boron out-diffusion. In addition, increasing the annealing time rendered the boron out- and in-diffusion severe. Considering recoil implantation, the wafers were implanted with a dose of 1.98 x 10(15) atoms/cm(2). The as-implanted wafers were subsequently spike-annealed at 1000 degreesC in nitrogen ambient. With implant energy of 0.5 and 1 keV, ultra-shallow junction depths of 360 and 380 A, respectively, could be acquired. In addition, sheet resistance of 420 and 373 Omega/rectangle were obtained, respectively. This junction depth and sheet resistance prepared by PSII was found to satisfy next-generation memory-device doping technology. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:19 / 25
页数:7
相关论文
共 50 条
  • [1] Shallow junction formation by plasma immersion ion implantation
    Shao, JQ
    Jones, EC
    Cheung, NW
    SURFACE & COATINGS TECHNOLOGY, 1997, 93 (2-3): : 254 - 257
  • [2] Ion implantation and rapid thermal annealing in synergy for shallow junction formation
    Lerch, W
    PHYSICA STATUS SOLIDI A-APPLIED RESEARCH, 1996, 158 (01): : 117 - 136
  • [3] Shallow n+/p+ junction formation using plasma immersion ion implantation for CMOS Technology
    Lee, K
    Sim, JH
    Li, Y
    Kang, WT
    Malik, R
    Rengarajan, R
    Chaloux, S
    Bernstein, J
    Kellerman, P
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 21 - 22
  • [4] Ultra-shallow junction formation using conventional ion implantation and rapid thermal annealing
    Agarwal, A
    2000 INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2000, : 293 - 299
  • [5] n+/p ultra-shallow junction formation with plasma immersion ion implantation
    Yang, BL
    Jones, EC
    Cheung, NW
    Shao, JQ
    Wong, H
    Cheng, YC
    1997 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1997, : 7 - 10
  • [6] n+/p ultra-shallow junction formation with plasma immersion ion implantation
    Yang, BL
    Jones, EC
    Cheung, NW
    Shao, JQ
    Wong, H
    Cheng, YC
    MICROELECTRONICS AND RELIABILITY, 1998, 38 (09): : 1489 - 1494
  • [7] N+ shallow junction formation using plasma doping and rapid thermal annealing
    Kong, Seong Ho
    Jung, Ho
    Kim, Jeong Eun
    Do, Seung Woo
    Oh, Jae Geun
    Hwang, Sun Hwan
    Lee, Jin Gu
    Ku, Ja Choon
    Lee, Jong-Ho
    Lee, Yong Hyun
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 248 - +
  • [8] Cluster ion implantation for shallow junction formation
    Matsuo, J
    Takeuchi, D
    Aoki, T
    Yamada, I
    ION IMPLANTATION TECHNOLOGY - 96, 1997, : 768 - 771
  • [9] Boron implantation using plasma source ion implantation (PSII)
    Fetherston, P.
    Chapek, D.
    Shamim, M.
    Conrad, J.R.
    IEEE International Conference on Plasma Science,
  • [10] Ultra-Shallow Junction Formation by Plasma doping and Excimer Laser Annealing
    Jung, Lak-Myung
    Do, Seung-Woo
    Kim, Jae-Min
    Kong, Seong Ho
    Nam, Ki-Hong
    Lee, Young-Hyun
    ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2009, 19 (01): : 87 - +