gpuRF and gpuERT: Efficient and Scalable GPU Algorithms for Decision Tree Ensembles

被引:13
|
作者
Jansson, Karl [1 ]
Sundell, Hakan [1 ]
Bostrom, Henrik [2 ]
机构
[1] Univ Boras, Sch Business & IT, S-50190 Boras, Sweden
[2] Stockholm Univ, Dept Comp & Syst Sci, S-16440 Kista, Sweden
关键词
D O I
10.1109/IPDPSW.2014.180
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We present two new parallel implementations of the ensemble learning methods Random Forests (RF) and Extremely Randomized Trees (ERT), called gpuRF and gpuERT, for emerging many-core platforms, e.g., contemporary graphics cards suitable for general-purpose computing (GPGPU). RF and ERT are two ensemble methods for generating predictive models that are of high importance within machine learning. They operate by constructing a multitude of decision trees at training time and outputting a prediction by comparing the outputs of the individual trees. Thanks to the inherent parallelism of the task, an obvious platform for its computation is to employ contemporary GPUs with a large number of processing cores. Previous parallel algorithms for RF in the literature are either designed for traditional multi-core CPU platforms or early history GPUs with simpler architecture and relatively few cores. For ERT, only briefly sketched parallelization attempts exist in the literature. The new parallel algorithms are designed for contemporary GPUs with a large number of cores and take into account aspects of the newer hardware architectures, such as memory hierarchy and thread scheduling. They are implemented using the C/C++ language and the CUDA interface to attain the best possible performance on NVidia-based GPUs. An experimental study comparing the most important previous solutions for CPU and GPU platforms to the novel implementations shows significant advantages in the aspect of efficiency for the latter, often with several orders of magnitude.
引用
收藏
页码:1612 / 1621
页数:10
相关论文
共 50 条
  • [1] Efficient traversal of decision tree ensembles with FPGAs
    Molina, Romina
    Loor, Fernando
    Gil-Costa, Veronica
    Nardini, Franco Maria
    Perego, Raffaele
    Trani, Salvatore
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2021, 155 : 38 - 49
  • [2] Scalable Inference of Decision Tree Ensembles: Flexible Design for CPU-FPGA Platforms
    Owaida, Muhsen
    Zhang, Hantian
    Zhang, Ce
    Alonso, Gustavo
    2017 27TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2017,
  • [3] Efficient algorithms for decision tree cross-validation
    Blockeel, H
    Struyf, J
    JOURNAL OF MACHINE LEARNING RESEARCH, 2003, 3 (4-5) : 621 - 650
  • [4] Towards Efficient and Scalable Acceleration of Online Decision Tree Learning on FPGA
    Lin, Zhe
    Sinha, Sharad
    Zhang, Wei
    2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 172 - 180
  • [5] HARDWARE IMPLEMENTATION OF DECISION TREE ENSEMBLES
    Struharik, Rastislav J. R.
    Novak, Ladislav A.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (05)
  • [6] Decision tree simplification for classifier ensembles
    Windeatt, T
    Ardeshir, G
    INTERNATIONAL JOURNAL OF PATTERN RECOGNITION AND ARTIFICIAL INTELLIGENCE, 2004, 18 (05) : 749 - 776
  • [7] Variable randomness in decision tree ensembles
    Liu, Fei Tony
    Ting, Kai Ming
    ADVANCES IN KNOWLEDGE DISCOVERY AND DATA MINING, PROCEEDINGS, 2006, 3918 : 81 - 90
  • [8] CA-Tree: A Hierarchical Structure for Efficient and Scalable Coassociation-Based Cluster Ensembles
    Wang, Tsaipei
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART B-CYBERNETICS, 2011, 41 (03): : 686 - 698
  • [9] Dynamic Decision Tree Ensembles for Energy-Efficient Inference on IoT Edge Nodes
    Daghero, Francesco
    Burrello, Alessio
    Macii, Enrico
    Montuschi, Paolo
    Poncino, Massimo
    Jahier Pagliari, Daniele
    IEEE INTERNET OF THINGS JOURNAL, 2024, 11 (01) : 742 - 757
  • [10] Efficient Acceleration of Decision Tree Algorithms for Encrypted Network Traffic Analysis
    Vrana, Roman
    Korenek, Jan
    2021 24TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2021, : 115 - 118