Energy-Efficient Convolutional Neural Networks with Deterministic Bit-Stream Processing

被引:0
|
作者
Faraji, S. Rasoul [1 ]
Najafi, M. Hassan [2 ]
Li, Bingzhe [1 ]
Lilja, David J. [1 ]
Bazargan, Kia [1 ]
机构
[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
[2] Univ Louisiana Lafayette, Sch Comp & Informat, Lafayette, LA 70504 USA
基金
美国国家科学基金会;
关键词
Convolutional neural networks; bitstream processing; stochastic computing; energy-efficient design; low-cost design;
D O I
10.23919/date.2019.8714937
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Stochastic computing (SC) has been used for low-cost and low power implementation of neural networks. Inherent inaccuracy and long latency of processing random bit-streams have made prior SC-based implementations inefficient compared to conventional fixed-point designs. Random or pseudo-random bitstreams often need to be processed for a very long time to produce acceptable results. This long latency leads to a significantly higher energy consumption than binary design counterparts. Low-discrepancy sequences have been recently used for fast-converging deterministic computation with stochastic constructs. In this work, we propose a low-cost, low-latency, and energy-efficient implementation of convolutional neural networks based on low-discrepancy deterministic bit-streams. Experimental results show a significant reduction in the energy consumption compared to previous random bitstream-based implementations and to the optimized fixed-point design with no quality degradation.
引用
收藏
页码:1757 / 1762
页数:6
相关论文
共 50 条
  • [1] Bit-Stream Processing with No Bit-Stream: Efficient Software Simulation of Stochastic Vision Machines
    Aygun, Sercan
    Najafi, M. Hassan
    Imani, Mohsen
    Gunes, Ece Olcay
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 273 - 279
  • [2] Deterministic bit-stream digital neurons
    Braendler, D
    Hendtlass, T
    O'Donoghue, P
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2002, 13 (06): : 1514 - 1525
  • [3] FPGA implementation of a deterministic bit-stream neuron
    Bostan, I
    Ionescu, V
    Moldovan, C
    2003 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2003, : 371 - 374
  • [4] Accelerating Deterministic Bit-Stream Computing with Resolution Splitting
    Najafi, M. Hassan
    Faraji, S. Rasoul
    Li, Bingzhe
    Lilja, David J.
    Bazargan, Kia
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 157 - 162
  • [5] Efficient FPGA implementation of bit-stream multipliers
    Ng, C. W.
    Wong, N.
    Ng, T. S.
    ELECTRONICS LETTERS, 2007, 43 (09) : 496 - 497
  • [6] Energy-Efficient Design of Processing Element for Convolutional Neural Network
    Choi, Yeongjae
    Bae, Dongmyung
    Sim, Jaehyeong
    Choi, Seungkyu
    Kim, Minhye
    Kim, Lee-Sup
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (11) : 1332 - 1336
  • [7] Bit-stream signal processing circuits and their application
    Fujisaka, H
    Sakamoto, M
    Morisue, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (04) : 853 - 860
  • [8] Deterministic generation of a bit-stream of single-photon pulses
    Law, CK
    Kimble, HJ
    JOURNAL OF MODERN OPTICS, 1997, 44 (11-12) : 2067 - 2074
  • [9] SRAM Voltage Scaling for Energy-Efficient Convolutional Neural Networks
    Yang, Lita
    Murmann, Boris
    PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2017, : 7 - 12
  • [10] An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks
    Wang, Yizhi
    Lin, Jun
    Wang, Zhongfeng
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (02) : 280 - 293