A unified approach to code generation from behavioral diagrams

被引：0
|
作者：
Björklund, D [1 ]
Lilius, J [1 ]
Porres, I [1 ]
机构：
[1] Abo Akad Univ, TUCS, Turku Ctr Comp Sci, Dept Comp Sci, FIN-20520 Turku, Finland
来源：
LANGUAGES FOR SYSTEM SPECIFICATION: SELECTED CONTRIBUTIONS ON UML, SYSTEMC, SYSTEM VERILOG, MIXED-SIGNAL SYSTEMS, AND PROPERTY SPECIFICATION FROM FDL'03 | 2004年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this article we show how to use the Rialto intermediate language, to capture the semantics of UML behavioral diagrams. The Rialto language has a formal semantics given as structural operational rules and it supports semantic variations. It can be used to uniformly describe the behavior of a combination of several diagrams and as a bridge from UML models to animation and production code.
引用
收藏
页码：21 / 34
页数：14
相关论文
共 50 条
  • [1] Automatic code generation from unified modelling language sequence diagrams
    Kundu, Debasish
    Samanta, Debasis
    Mall, Rajib
    [J]. IET SOFTWARE, 2013, 7 (01) : 12 - 28
  • [2] Code Generation from UML Activity Diagrams: State of the Art
    Lopez Sanchez, Maximo
    Rodriguez Flores, Jazmin
    Idunate Rosales, Erick L.
    [J]. CISCI 2007: 6TA CONFERENCIA IBEROAMERICANA EN SISTEMAS, CIBERNETICA E INFORMATICA, MEMORIAS, VOL I, 2007, : 133 - 136
  • [3] Automatic Code Generation From UML State Chart Diagrams
    Sunitha, E., V
    Samuel, Philip
    [J]. IEEE ACCESS, 2019, 7 : 8591 - 8608
  • [4] Generation of java code from UML sequence and class diagrams
    Kluisritrakul, Preyanoot
    Limpiyakorn, Yachai
    [J]. Lecture Notes in Electrical Engineering, 2016, 376 : 1117 - 1125
  • [5] Modular code generation from triggered and timed block diagrams
    Lublinerman, Roberto
    Tripakis, Stavros
    [J]. PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, 2008, : 147 - +
  • [6] Validated code generation for activity diagrams
    Bhattacharjee, AK
    Shyamasundar, RK
    [J]. DISTRIBUTED COMPUTING AND INTERNET TECHNOLOGY, PROCEEDINGS, 2005, 3816 : 508 - 521
  • [7] Modular Code Generation from Synchronous Block Diagrams Modularity vs. Code Size
    Lublinerman, Roberto
    Szegedy, Christian
    Tripakis, Stavros
    [J]. ACM SIGPLAN NOTICES, 2009, 44 (01) : 78 - 89
  • [8] Automatic Generation of VHDL Code from Traditional Ladder Diagrams Applying a Model-Driven Engineering Approach
    Alonso, D.
    Suardiaz, J.
    Navarro, P. J.
    Alcover, P. M.
    Lopez, J. A.
    [J]. IECON: 2009 35TH ANNUAL CONFERENCE OF IEEE INDUSTRIAL ELECTRONICS, VOLS 1-6, 2009, : 2280 - +
  • [9] Verification and code generation for invariant diagrams in Isabelle
    Preoteasa, Viorel
    Back, Ralph-Johan
    Eriksson, Johannes
    [J]. JOURNAL OF LOGICAL AND ALGEBRAIC METHODS IN PROGRAMMING, 2015, 84 (01) : 19 - 36
  • [10] HDL code generation from UML/MARTE sequence diagrams for verification and synthesis
    Emad Ebeid
    Franco Fummi
    Davide Quaglia
    [J]. Design Automation for Embedded Systems, 2015, 19 : 277 - 299
12345