A high productivity, low defectivity, develop process for 193nm lithography

被引:1
|
作者
Mack, George [1 ]
Consiglio, Steven [1 ]
Bright, Jeffrey [1 ]
Ueda, Kenichi [2 ]
Winter, Tom [2 ]
机构
[1] IBM Corp, 2070 Route 52, Hopewell Jct, NY 12533 USA
[2] Tokyo Elect Amer Inc, Hopewell Jct, NY 12533 USA
关键词
develop process; CD control; defects;
D O I
10.1117/12.656664
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Minimizing defectivity, improving critical dimension control and improving productivity continue to be key drivers for 300mm IC manufacturing. New and unique hardware and process solutions are required to meet both technology and production demands. IBM is evaluating a new and unique resist developer hardware process. The key elements of the new process are 1) the impact or contact of the developer is uniform on the resist surface, 2) defects due to slow dissolution and redepositon are reduced, 3) developer consumption is reduced up to 60% and 4) the process time is up to 40% shorter than common develop processes. This paper presents results of our evaluation of the new developer hardware and process, and demonstrates that this is a robust process exhibiting good CD control with low defectivity and high throughput.
引用
收藏
页码:U387 / U394
页数:8
相关论文
共 50 条
  • [1] An efficient low-defectivity process for 193nm resist development
    Mack, George
    Bright, Jeffrey
    Winter, Tom
    Ueda, Kenichi
    Consiglio, Steven
    SOLID STATE TECHNOLOGY, 2007, 50 (10) : 52 - 54
  • [2] Surfactinated rinse against pattern collapse and defectivity in 193nm lithography
    Misat, SI
    Grozev, GG
    Versluijs, JJ
    ULTRA CLEAN PROCESSING OF SILICON SURFACES VII, 2005, 103-104 : 71 - 74
  • [3] High sensitive negative silylation process for 193nm lithography
    Endo, M
    Satou, I
    Watanabe, H
    Morimoto, H
    MICROELECTRONIC ENGINEERING, 2000, 53 (1-4) : 485 - 488
  • [4] Minimizing wafer defectivity during high temperature baking of organic films in 193nm lithography
    Randall, Mai
    Longstaff, Christopher
    Ueda, Kenichi
    Nicholson, Jim
    Winter, Thomas
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2, 2006, 6153 : U400 - U408
  • [5] High-silicon-concentration TSI process for 193nm lithography
    Mori, S
    Morisawa, T
    Matsuzawa, N
    Kaimoto, Y
    Endo, M
    Matsuo, T
    Kuhara, K
    Ohfuji, T
    Sasago, M
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XV, PTS 1 AND 2, 1998, 3333 : 587 - 594
  • [6] Extension of 193nm Lithography by Chemical Shrink Process
    Sekito, Takashi
    Matsuura, Yuriko
    Nagahara, Tatsuro
    JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2016, 29 (05) : 761 - 764
  • [7] Immersion lithography fluids for high NA 193nm lithography
    Zhou, JM
    Fan, YF
    Bourov, A
    Lafferty, N
    Cropanese, F
    Zavyalova, L
    Estroff, A
    Smith, BW
    Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 630 - 637
  • [8] Top antireflective coating process for 193nm lithography
    Takano, Y
    Ijima, K
    Akiyama, Y
    Takaka, H
    MICROPROCESSES AND NANOTECHNOLOGY 2001, DIGEST OF PAPERS, 2001, : 136 - 136
  • [9] Negative-tone TSI process for 193nm lithography
    Kuhara, K
    Mori, S
    Kaimoto, Y
    Morisawa, T
    Ohfuji, T
    Sasago, M
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XV, PTS 1 AND 2, 1998, 3333 : 188 - 194
  • [10] Defect studies of resist process for 193nm immersion lithography
    Ando, Tomoyuki
    Ohmori, Katsumi
    Maemori, Satoshi
    Takayama, Toshikazu
    Ishizuka, Keita
    Yoshida, Masaaki
    Hirano, Tomoyuki
    Yokoya, Jiro
    Nakano, Katsushi
    Fujiwara, Tomoharu
    Owa, Soichi
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2, 2006, 6153 : U203 - U210