Design of parallel implementations by means of abstract dynamic critical path based profiling of complex sequential algorithms

被引:0
|
作者
Prihozhy, Anatoly
Mlynek, Daniel
机构
[1] Swiss Fed Inst Technol, Signal Proc Inst, CH-1015 Lausanne, Switzerland
[2] HSCC, Telecommun Syst Software Dept, Minsk 220114, BELARUS
来源
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2006年 / 4148卷
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents a methodology of parallel implementations design that starts with abstract sequential descriptions of complex systems when no any parallel solutions have been taken and solves dynamically at real input data very complex tasks that are typical for system-level design. Critical path and parallelization potential based profiling of large sequential algorithms on data flow execution graphs is the kernel of methodology that enables to search for optimal (sub-optimal) parallel implementation solutions at very abstract level of design flow. Experimental results obtained on the critical path and parallelization potential based profiling of MPEG4 video codec and subsequent performance analysis of possible parallel implementations prove usefulness and effectiveness of the developed methodology and tool.
引用
收藏
页码:1 / 11
页数:11
相关论文
共 4 条
  • [1] A recursive parallel scheduling algorithm based on dynamic critical path
    Zhang, Y.
    Sun, S.
    Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2001, 23 (09): : 81 - 86
  • [2] Design and implementation of parallel dynamic shortest path algorithms for intelligent transportation systems applications
    Chabini, I
    Ganugapati, S
    TRANSPORTATION NETWORK MODELING 2001: PLANNING AND ADMINISTRATION, 2001, (1771): : 219 - 228
  • [3] A dynamic voltage scaling circuit design based on critical path replica and time warning techniques
    Liu, Ji-liang
    Wang, Kang-ning
    Yin, Jia-lu
    Zhao, Xue-long
    Li, Zhi
    Zhao, Hui-dong
    Qiao, Shu-shan
    IEICE ELECTRONICS EXPRESS, 2024, 21 (02):
  • [4] A Dynamic Voltage Scaling Circuit Design Based on Critical Path Replica and Time Warning Techniques
    Liu, Ji-liang
    Wang, Kang-ning
    Yin, Jia-lu
    Zhao, Xue-long
    Li, Zhi
    Zhao, Hui-dong
    Qiao, Shu-shan
    IEICE ELECTRONICS EXPRESS, 2023,