Analytical engines are unnecessary in top-down partitioning-based placement

被引:3
|
作者
Alpert, CJ
Caldwell, AE
Chan, TF
Huang, DJH
Kahng, AB [1 ]
Markov, IL
Moroz, MS
机构
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
[2] IBM Corp, Austin Res Lab, Austin, TX 78758 USA
[3] Univ Calif Los Angeles, Dept Math, Los Angeles, CA 90095 USA
[4] Silicon Perspect Corp, Santa Clara, CA 95054 USA
[5] Univ Calif Los Angeles, Anderson Grad Sch Management, Los Angeles, CA 90095 USA
关键词
quadratic placement; multi-level min-cut partitioning; hierarchical top-down placement;
D O I
10.1155/1999/93607
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The top-down "quadratic placement" methodology is rooted in such works as [36, 9, 32] and is reputedly the basis of commercial and in-house VLSI placement tools. This methodology iterates between two basic steps: solving sparse systems of linear equations to achieve a continuous placement solution, and "legalization" of the placement by transportation or partitioning. Our work, which extends [5], studies implementation choices and underlying motivations for the quadratic placement methodology, We first recall some observations from [5]. e.g,, that (i) Krylov subspace engines for solving sparse linear systems are more effective than traditional successive over-relaxation (SOR) engines [33] and (ii) that correlation convergence criteria can maintain solution quality while using substantially fewer solver iterations. The focus of our investigation is the coupling of numerical solvers to iterative partitioners that is a hallmark of the quadratic placement methodology. We provide evidence that this coupling may have historically been motivated by the pre-1990's weakness of min-cut partitioners, i.e., numerical engines were needed to provide helpful hints to weak min-cut partitioners. In particular, we show that a modern multilevel FM implementation [2] derives no benefit from such coupling. We also show that most insights obtained from study of individual min-cut partitioning instances (within the top-down placement) also hold within the overall context of a complete top-down placer implementation.
引用
收藏
页码:99 / 116
页数:18
相关论文
共 50 条
  • [1] Analytical Engines are Unnecessary in Top-down Partitioning-based Placement
    Alpert, C.J.
    Caldwell, A.E.
    Chan, T.F.
    Huang, D.J.-H.
    Kahng, A.B.
    Markov, I.L.
    Moroz, M.S.
    [J]. VLSI Design, 10 (01): : 99 - 116
  • [2] Relaxed partitioning balance constraints in top-down placement
    Caldwell, AE
    Kahng, AB
    Markov, IL
    [J]. ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 229 - 232
  • [3] Hierarchical whitespace allocation in top-down placement
    Caldwell, AE
    Kahng, AB
    Markov, IL
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) : 1550 - 1556
  • [4] Congestion estimation during top-down placement
    Yang, XJ
    Kastner, R
    Sarrafzadeh, M
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (01) : 72 - 80
  • [5] Top-Down Partitioning of Reinforced Concrete Bridge Components
    Zhao, Yi-Pu
    Wu, Haotian
    Vela, Patricio A.
    [J]. COMPUTING IN CIVIL ENGINEERING 2019: SMART CITIES, SUSTAINABILITY, AND RESILIENCE, 2019, : 275 - 283
  • [6] Generic top-down discrimination for sorting and partitioning in linear time
    Henglein, Fritz
    [J]. JOURNAL OF FUNCTIONAL PROGRAMMING, 2012, 22 : 300 - 374
  • [7] Partitioning tools play a key role in top-down design
    Small, CH
    [J]. COMPUTER DESIGN, 1998, 37 (06): : 84 - +
  • [8] UNIFYING TOP-DOWN APPROACH TO ANALYTICAL-CHEMISTRY
    PARDUE, HL
    [J]. ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1995, 209 : 77 - ANYL
  • [10] Timing-driven partitioning-based placement for Island Style FPGAs
    Maidee, P
    Ababei, C
    Bazargan, K
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (03) : 395 - 406