Strategies Comparison of Test Generation from UML using SMT solver

被引：0

作者：

Cantenot, Jerome ^{[1
]}

Ambert, Fabrice ^{[1
]}

Bouquet, Fabrice ^{[1
]}

机构：

[1] Univ Franche Comte, FEMTO ST Dpt DISC, F-25030 Besancon, France

来源：

IEEE SIXTH INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS (ICSTW 2013) | 2013年

关键词：

Model-Based Testing; UML-OCL; Solver SMT;

D O I：

10.1109/ICSTW.2013.71

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

A principal challenge in Model-Based Testing is to generate tests within a reasonable time and without reducing the test coverage when the size and complexity of the model increases. In the last few years, SMT solvers have become able to solve complex first-order logic formulas with acceptable performance. To meet this requirement, we choose to use Satisfiability Modulo Theory (SMT) solvers. In this paper, we suggest three strategies to generate automatically tests from models written in UML4MBT, a subset of UML. These strategies are evaluated through several experimentations. In particular, we study the influence of the characteristics of the model and the use of multi-threading on the test generation time. All experiments are performed on models representing real life systems.

引用

页码：224 / 229

页数：6

共 50 条

[1] Improving an Industrial Test Generation Tool Using SMT Solver
Ren, Hao
Bhatt, Devesh
Hvozdovic, Jan
NASA FORMAL METHODS, NFM 2016, 2016, 9690 : 100 - 106
[2] Applying Test Data Generation Using SMT Solver to COBOL
Sasaki, Yusuke
Maeda, Yoshiharu
Kobayashi, Kenichi
Matsuo, Akihiko
23RD IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSRE 2012), 2012, : 82 - 82
[3] Using a Bounded Model Checker for Test Generation: How to Kill Two Birds with One SMT Solver
Petrov, M.
Gagarski, K.
Belyaev, M.
Itsykson, V.
AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2015, 49 (07) : 466 - 472
[4] Randomised testing of a microprocessor model using SMT-solver state generation
Campbell, Brian
Stark, Ian
SCIENCE OF COMPUTER PROGRAMMING, 2016, 118 : 60 - 76
[5] Test Generation for Circuits with Embedded Memories Using SMT
Prabhu, Sarvesh
Hsiao, Michael S.
Lingappan, Loganathan
Gangaram, Vijay
2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013), 2013,
[6] Formal test generation from UML models
Buchs, Didier
Pedro, Luis
Lucio, Levi
DEPENDABLE SYSTEMS: SOFTWARE, COMPUTING, NETWORKS, 2006, 4028 : 145 - 171
[7] Test Generation from UML Sequence Diagrams
Faria, Joao Pascoal
Paiva, Ana C. R.
Yang, Zhuanli
2012 EIGHTH INTERNATIONAL CONFERENCE ON THE QUALITY OF INFORMATION AND COMMUNICATIONS TECHNOLOGY (QUATIC 2012), 2012, : 245 - 250
[8] GUI test case generation from UML
Limpiyakorn, Y
Wongsuttipakorn, P
SERP '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING RESEARCH AND PRACTICE, VOLS 1 AND 2, 2005, : 323 - 329
[9] Using Dependency Relations to Improve Test Case Generation from UML Statecharts
Chimisliu, Valentin
Wotawa, Franz
2013 IEEE 37TH ANNUAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE WORKSHOPS (COMPSACW), 2013, : 71 - 76
[10] Test Case Generation from UML-Diagrams Using Genetic Algorithm
Sahoo, Rajesh Kumar
Derbali, Morched
Jerbi, Houssem
Doan Van Thang
Kumar, P. Pavan
Sahoo, Sipra
CMC-COMPUTERS MATERIALS & CONTINUA, 2021, 67 (02): : 2321 - 2336

← 1 2 3 4 5 →