共 50 条
- [2] An integrated partitioning and synthesis system for dynamically reconfigurable multi-FPGA architectures PARALLEL AND DISTRIBUTED PROCESSING, 1998, 1388 : 31 - 36
- [3] Partitioning methodology for dynamically reconfigurable embedded systems IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (06): : 391 - 396
- [4] Temporal Partitioning Algorithm for Dynamically Reconfigurable Computing Systems INFORMATICS ENGINEERING AND INFORMATION SCIENCE, PT I, 2011, 251 : 443 - 452
- [5] Temporal task partitioning algorithm for dynamically reconfigurable systems Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2007, 41 (11): : 1839 - 1844
- [6] A technique for specifying dynamically Reconfigurable Embedded Systems 2005 IEEE Aerospace Conference, Vols 1-4, 2005, : 2595 - 2605
- [7] A methodology for task based partitioning and scheduling of dynamically reconfigurable systems IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 324 - 325
- [8] Synthesis and Time Partitioning for Reconfigurable Systems Design Automation for Embedded Systems, 2004, 9 : 177 - 191
- [10] An Integrated Optimization Framework for Partitioning, Scheduling and Floorplanning on Partially Dynamically Reconfigurable FPGAs PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 403 - 406