A Novel Approach for Hardware Software Partitioning in Embedded Systems

被引:0
|
作者
Iguider, Adil [1 ]
Bousselam, Kaouthar [1 ]
En-Nouaary, Abdeslam [1 ]
Elissati, Oussama [1 ]
Chami, Mouhcine [1 ]
机构
[1] Inst Natl Postes & Telecomunicat, Lab STRS, Av Allal El Fassi, Rabat, Morocco
关键词
Embedded Systems; HW/SW Partitioning; Lagrangian Relaxation (LR); 0-1 Knapsack algorithm (0-1 KP); Simulated Annealing (SA); Genetic Algorithm (GA);
D O I
10.1109/wits.2019.8723721
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
One of the most important elements in the Codesign of modern Embedded Systems (ES) is the process of Hardware Software Partitioning (HSP), which has the objective of mapping the best partition to hardware (HW) part and the best partition to software (SW) part. Most of previous works deal with the HSP problem with the objective of optimizing two metrics, particularly, the execution time and the hardware cost. Another important metric to take in consideration while solving the HSP problem, is the power consumption. In this paper, we propose a heuristic approach to deal with the HSP problem with three metrics. The proposed approach aims to optimize the system in term of one metric while respecting constraints on the two other metrics. The algorithm consists of using the LR method with the combination of the 0-1 Knapsack algorithm (KP) and the Genetic Algorithm (GA). To validate the efficiency of the proposed approach, a comparisons with the Simulated Annealing (SA) and the Genetic GA algorithms has been preformed.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] A Novel Approach to Hardware/Software Partitioning for Reconfigurable Embedded Systems
    Cui, Linhai
    [J]. JOURNAL OF COMPUTERS, 2012, 7 (10) : 2518 - 2525
  • [2] Efficient hardware/software partitioning approach for embedded multiprocessor systems
    Lin, Tzong-Yen
    Hung, Yu-Ting
    Chang, Rong-Guey
    [J]. 2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 231 - +
  • [3] Hardware/software partitioning of embedded systems with multiple hardware processes
    Hendry, DC
    Sananikone, DS
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (05): : 285 - 294
  • [4] Partitioning of hardware-software embedded systems: A metrics-based approach
    Balboni, A
    Fornaciari, W
    Sciuto, D
    [J]. INTEGRATED COMPUTER-AIDED ENGINEERING, 1998, 5 (01) : 39 - 55
  • [5] Online hardware/software partitioning in networked embedded systems
    Streichert, Thilo
    Haubelt, Christian
    Teich, Juergen
    [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 982 - 985
  • [6] Efficient Hardware/Software partitioning for Heterogeneous Embedded Systems
    Manor, Erez
    Greenberg, Shlomo
    [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON THE SCIENCE OF ELECTRICAL ENGINEERING IN ISRAEL (ICSEE), 2018,
  • [7] Hardware/Software Partitioning Algorithm for Embedded Systems with Repeated Functionalities
    Arunachalam, V.
    Sapra, Sunny
    Chaitanya, N. S. K.
    Raina, Jewan Prakash
    [J]. 2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 2122 - +
  • [8] Hardware-software partitioning for embedded multiprocessor FPGA systems
    Lee, Trong-Yen
    Fan, Yang-Hsin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    [J]. International Journal of Innovative Computing, Information and Control, 2009, 5 (10): : 3071 - 3083
  • [9] Embedded Systems Hardware Software Partitioning Using MiniMax Algorithm
    Iguider, Adil
    Bousselam, Kaouthar
    Elissati, Oussama
    Chami, Mouhcine
    En-Nouaary, Abdeslam
    [J]. 4TH INTERNATIONAL CONFERENCE ON SMART CITY APPLICATIONS (SCA' 19), 2019,
  • [10] HARDWARE-SOFTWARE PARTITIONING FOR EMBEDDED MULTIPROCESSOR FPGA SYSTEMS
    Lee, Trong-Yen
    Fan, Yang-Hsin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2009, 5 (10A): : 3071 - 3083